Revision 10 1-29 Table 1-19 eX Family Timing Characteristics (Worst-Case Commercial Conditions VCCA = 2.3" />
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉锛� EX64-PTQ64I
寤犲晢锛� Microsemi SoC
鏂囦欢闋佹暩(sh霉)锛� 27/48闋�
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� IC FPGA ANTIFUSE 3K 64-TQFP
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 160
绯诲垪锛� EX
閭忚集鍏冧欢/鍠厓鏁�(sh霉)锛� 128
杓稿叆/杓稿嚭鏁�(sh霉)锛� 41
闁€鏁�(sh霉)锛� 3000
闆绘簮闆诲锛� 2.3 V ~ 2.7 V
瀹夎椤炲瀷锛� 琛ㄩ潰璨艰
宸ヤ綔婧害锛� -40°C ~ 85°C
灏佽/澶栨锛� 64-LQFP
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 64-TQFP锛�10x10锛�
eX Family FPGAs
Revision 10
1-29
Table 1-19 eX Family Timing Characteristics
(Worst-Case Commercial Conditions VCCA = 2.3V, VCCI = 2.3 V or 3.0V, TJ = 70掳C)
鈥樷€揚鈥� Speed
鈥楽td鈥� Speed
鈥樷€揊鈥� Speed
Parameter
Description
Min.
Max.
Min.
Max.
Min.
Max.
Units
Dedicated (Hard-Wired) Array Clock Networks
tHCKH
Input LOW to HIGH
(Pad to R-Cell Input)
1.1
1.6
2.3
ns
tHCKL
Input HIGH to LOW
(Pad to R-Cell Input)
1.1
1.6
2.3
ns
tHPWH
Minimum Pulse Width HIGH
1.4
2.0
2.8
ns
tHPWL
Minimum Pulse Width LOW
1.4
2.0
2.8
ns
tHCKSW
Maximum Skew
<0.1
ns
tHP
Minimum Period
2.8
4.0
5.6
ns
fHMAX
Maximum Frequency
357
250
178
MHz
Routed Array Clock Networks
tRCKH
Input LOW to HIGH (Light Load)
(Pad to R-Cell Input) MAX.
1.0
1.4
2.0
ns
tRCKL
Input HIGH to LOW (Light Load)
(Pad to R-Cell Input) MAX.
1.0
1.4
2.0
ns
tRCKH
Input LOW to HIGH (50% Load)
(Pad to R-Cell Input) MAX.
1.2
1.7
2.4
ns
tRCKL
Input HIGH to LOW (50% Load)
(Pad to R-Cell Input) MAX.
1.2
1.7
2.4
ns
tRCKH
Input LOW to HIGH (100% Load)
(Pad to R-Cell Input) MAX.
1.4
2.0
2.8
ns
tRCKL
Input HIGH to LOW (100% Load)
(Pad to R-Cell Input) MAX.
1.4
2.0
2.8
ns
tRPWH
Min. Pulse Width HIGH
1.4
2.0
2.8
ns
tRPWL
Min. Pulse Width LOW
1.4
2.0
2.8
ns
tRCKSW*
Maximum Skew (Light Load)
0.2
0.3
0.4
ns
tRCKSW*
Maximum Skew (50% Load)
0.2
0.3
ns
tRCKSW*
Maximum Skew (100% Load)
0.1
0.2
ns
Note: *Clock skew improves as the clock network becomes more heavily loaded.
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
EX64-PTQG64I IC FPGA ANTIFUSE 3K 64-TQFP
A3PN250-Z2VQG100I IC FPGA NANO 250K GATES 100-VQFP
A3PN250-2VQ100I IC FPGA NANO 250K GATES 100-VQFP
A3PN250-2VQG100I IC FPGA NANO 250K GATES 100-VQFP
EP4CE6F17C8L IC CYCLONE IV FPGA 6K 256FBGA
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
EX64-PTQ64PP 鍒堕€犲晢:鏈煡寤犲 鍒堕€犲晢鍏ㄧū:鏈煡寤犲 鍔熻兘鎻忚堪:eX Family FPGAs
EX64-PTQG100 鍔熻兘鎻忚堪:IC FPGA ANTIFUSE 3K 100-TQFP RoHS:鏄� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 宓屽叆寮� - FPGA锛堢従(xi脿n)鍫村彲绶ㄧ▼闁€闄e垪锛� 绯诲垪:EX 妯�(bi膩o)婧�(zh菙n)鍖呰:152 绯诲垪:IGLOO PLUS LAB/CLB鏁�(sh霉):- 閭忚集鍏冧欢/鍠厓鏁�(sh霉):792 RAM 浣嶇附瑷�(j矛):- 杓稿叆/杓稿嚭鏁�(sh霉):120 闁€鏁�(sh霉):30000 闆绘簮闆诲:1.14 V ~ 1.575 V 瀹夎椤炲瀷:琛ㄩ潰璨艰 宸ヤ綔婧害:-40°C ~ 85°C 灏佽/澶栨:289-TFBGA锛孋SBGA 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:289-CSP锛�14x14锛�
EX64-PTQG100A 鍒堕€犲晢:ACTEL 鍒堕€犲晢鍏ㄧū:Actel Corporation 鍔熻兘鎻忚堪:eX Automotive Family FPGAs
EX64-PTQG100I 鍔熻兘鎻忚堪:IC FPGA ANTIFUSE 3K 100-TQFP RoHS:鏄� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 宓屽叆寮� - FPGA锛堢従(xi脿n)鍫村彲绶ㄧ▼闁€闄e垪锛� 绯诲垪:EX 妯�(bi膩o)婧�(zh菙n)鍖呰:152 绯诲垪:IGLOO PLUS LAB/CLB鏁�(sh霉):- 閭忚集鍏冧欢/鍠厓鏁�(sh霉):792 RAM 浣嶇附瑷�(j矛):- 杓稿叆/杓稿嚭鏁�(sh霉):120 闁€鏁�(sh霉):30000 闆绘簮闆诲:1.14 V ~ 1.575 V 瀹夎椤炲瀷:琛ㄩ潰璨艰 宸ヤ綔婧害:-40°C ~ 85°C 灏佽/澶栨:289-TFBGA锛孋SBGA 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:289-CSP锛�14x14锛�
EX64-PTQG100PP 鍒堕€犲晢:ACTEL 鍒堕€犲晢鍏ㄧū:Actel Corporation 鍔熻兘鎻忚堪:eX Family FPGAs