參數(shù)資料
型號: EVAL-ADV7180LFEBZ
廠商: Analog Devices Inc
文件頁數(shù): 80/116頁
文件大?。?/td> 0K
描述: BOARD EVAL FOR ADV7180 LFCSP
標(biāo)準(zhǔn)包裝: 1
系列: Advantiv®
主要目的: 視頻,SDTV 視頻解碼器 - NTSC,PAL,SECAM
嵌入式:
已用 IC / 零件: ADV7180
主要屬性: CVBS(復(fù)合),Y/C(S 視頻)和 YPrPb(元件)輸入
次要屬性: 8 位 ITU-R BT.656 YCrCb 4:2:2 輸出
已供物品:
產(chǎn)品目錄頁面: 788 (CN2011-ZH PDF)
相關(guān)產(chǎn)品: ADV7180BCPZ-REEL-ND - IC VIDEO DECODER SDTV 40-LFCSP
ADV7180BSTZ-ND - IC VIDEO DECODER SDTV 64-LQFP
ADV7180BCPZ-ND - IC VIDEO DECODER SDTV 40-LFCSP
ADV7180
Data Sheet
Rev. I | Page 66 of 116
VITC
VITC has a sequence of 10 syncs between each data byte. The
VDP strips these syncs from the data stream to output only the
data bytes. The VITC results are available in Register VDP_VITC_
DATA_0 to Register VDP_VITC_DATA_8 (Register 0x92 to
Register 0x9A, user sub map).
The VITC has a CRC byte at the end; the syncs in between each
data byte are also used in this CRC calculation. Because the syncs
in between each data byte are not output, the CRC is calculated
internally. The calculated CRC is available for the user in the
VDP_VITC_CALC_CRC register (Resister 0x9B, user sub
map). When the VDP completes decoding the VITC line, the
VITC_DATA_x and VITC_CRC registers are updated and the
VITC_AVL bit is set.
VITC_CLEAR, VITC Clear, Address 0x78[6],
User Sub Map, Write Only, Self-Clearing
Setting VITC_CLEAR to 1 reinitializes the VITC readback
registers.
VITC_AVL, VITC Available, Address 0x78[6],
User Sub Map, Read Only
When VITC_AVL is 0, VITC data is not detected.
When VITC_AVL is 1, VITC data is detected.
VITC Readback Registers
See Figure 51 for the I2C-to-VITC bit mapping.
BIT 0, BIT 1
BIT 88, BIT 89
TO
VITC WAVEFORM
05700-
042
Figure 51. VITC Waveform and Decoded Data Correlation
Table 83. VITC Readback Registers1
Signal Name
Register Location
Address (User Sub Map)
VITC_DATA_0[7:0]
VDP_VITC_DATA_0[7:0] (VITC Bits[9:2])
146
0x92
VITC_DATA_1[7:0]
VDP_VITC_DATA_1[7:0] (VITC Bits[19:12])
147
0x93
VITC_DATA_2[7:0]
VDP_VITC_DATA_2[7:0] (VITC Bits[29:22])
148
0x94
VITC_DATA_3[7:0]
VDP_VITC_DATA_3[7:0] (VITC Bits[39:32])
149
0x95
VITC_DATA_4[7:0]
VDP_VITC_DATA_4[7:0] (VITC Bits[49:42])
150
0x96
VITC_DATA_5[7:0]
VDP_VITC_DATA_5[7:0] (VITC Bits[59:52])
151
0x97
VITC_DATA_6[7:0]
VDP_VITC_DATA_6[7:0] (VITC Bits[69:62])
152
0x98
VITC_DATA_7[7:0]
VDP_VITC_DATA_7[7:0] (VITC Bits[79:72])
153
0x99
VITC_DATA_8[7:0]
VDP_VITC_DATA_8[7:0] (VITC Bits[89:82])
154
0x9A
VITC_CRC[7:0]
VDP_VITC_CALC_CRC[7:0]
155
0x9B
1
These registers are readback registers; default value does not apply.
相關(guān)PDF資料
PDF描述
V110C36C100BL CONVERTER MOD DC/DC 36V 100W
RNF-100-MINI-SPL-1/8-BK HEATSHRINK RNF-100 1/8"X60' BLK
MLF2012DR18M INDUCTOR MULTILAYER .18UH 0805
RNF-100-2-BK-STK HEATSHRINK RNF-100 2"X4' BLK
ECM31DCMH-S288 CONN EDGECARD 62POS .156 EXTEND
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-ADV7180LQEBZ 功能描述:BOARD EVALUATION ADV7180 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:Advantiv® 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信,線路接口單元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板,電源,線纜,CD 其它名稱:82EBV2081
EVAL-ADV7181CLFEBZ 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Boxed Product (Development Kits)
EVAL-ADV7181CLQEBZ 功能描述:BOARD EVAL FOR ADV7181CLQ RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PCI Express® (PCIe) 主要目的:接口,收發(fā)器,PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板
EVAL-ADV7181DEBZ 功能描述:EVAL BOARD FOR ADV7181D RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理,熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板,CD,電源
EVAL-ADV7181EBM 制造商:Analog Devices 功能描述:UNRELEASED EVAL BOARD I.C. - Bulk