- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17112 > EVAL-ADUC834QSZ (Analog Devices Inc)KIT DEV QUICK START ADUC834 PDF資料下載
參數(shù)資料
| 型號： | EVAL-ADUC834QSZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 22/80頁 |
| 文件大?。?/td> | 0K |
| 描述： | KIT DEV QUICK START ADUC834 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | QuickStart™ 套件 |
| 類型： | MCU |
| 適用于相關(guān)產(chǎn)品： | ADuC834 |
| 所含物品： | 評估板，線纜，電源，軟件和文檔 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當(dāng)前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁
REV. A
ADuC834
–29–
Like EEPROM, Flash memory can be programmed in-system at
a byte level, although it must first be erased; the erase being
performed in page blocks. Thus, Flash memory is often and
more correctly referred to as Flash/EE memory.
FLASH/EE MEMORY
TECHNOLOGY
SPACE EFFICIENT/
DENSITY
IN-CIRCUIT
REPROGRAMMABLE
EPROM
TECHNOLOGY
EEPROM
TECHNOLOGY
Figure 15. Flash/EE Memory Development
Overall, Flash/EE memory represents a step closer to the ideal
memory device that includes nonvolatility, in-circuit program-
mability, high density, and low cost. Incorporated in the
ADuC834, Flash/EE memory technology allows the user to
update program code space in-circuit, without the need to replace
onetime programmable (OTP) devices at remote operating nodes.
Flash/EE Memory and the ADuC834
The ADuC834 provides two arrays of Flash/EE memory for
user applications. 62 Kbytes of Flash/EE Program space are
provided on-chip to facilitate code execution without any exter-
nal discrete ROM device requirements. The program memory
can be programmed in-circuit, using the serial download mode
provided, using conventional third party memory programmers,
or via any user defined protocol in User Download (ULOAD) Mode.
A 4 Kbyte Flash/EE Data Memory space is also provided on-chip.
This may be used as a general-purpose, nonvolatile scratchpad
area. User access to this area is via a group of seven SFRs. This
space can be programmed at a byte level, although it must first
be erased in 4-byte pages.
ADuC834 Flash/EE Memory Reliability
The Flash/EE Program and Data Memory arrays on the ADuC834
are fully qualified for two key Flash/EE memory characteristics,
namely Flash/EE Memory Cycling Endurance and Flash/EE
Memory Data Retention.
Endurance quantifies the ability of the Flash/EE memory to be
cycled through many Program, Read, and Erase cycles. In real
terms, a single endurance cycle is composed of four independent,
sequential events. These events are defined as:
a. initial page erase sequence
b. read/verify sequence
c. byte program sequence
d. second read/verify sequence
In reliability qualification, every byte in both the program and
data Flash/EE memory is cycled from 00H to FFH until a first
fail is recorded, signifying the endurance limit of the on-chip
Flash/EE memory.
As indicated in the specification pages of this data sheet, the
ADuC834 Flash/EE memory endurance qualification has been
carried out in accordance with JEDEC Specification A117 over
the industrial temperature range of –40
°C, +25°C, +85°C, and
+125
°C. The results allow the specification of a minimum
endurance figure over supply and temperature of 100,000
cycles, with an endurance figure of 700,000 cycles being typical
of operation at 25
°C.
Retention quantifies the ability of the Flash/EE memory to retain
its programmed data over time. Again, the ADuC834 has been
qualified in accordance with the formal JEDEC Retention Life-
time Specification (A117) at a specific junction temperature
(TJ = 55
°C). As part of this qualification procedure, the
Flash/EE memory is cycled to its specified endurance limit
described above, before data retention is characterized. This
means that the Flash/EE memory is guaranteed to retain its data
for its full specified retention lifetime every time the Flash/EE
memory is reprogrammed. It should also be noted that retention
lifetime, based on an activation energy of 0.6 eV, will derate
with TJ as shown in Figure 16.
40
60
70
90
TJ JUNCTION TEMPERATURE – C
RETENTION
–
Years
250
200
150
100
50
0
50
80
110
300
100
ADI SPECIFICATION
100 YEARS MIN.
AT T
J = 55 C
Figure 16. Flash/EE Memory Data Retention
A single Flash/EE
Memory Endurance
Cycle
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EVAL-ADUC847QSZ | KIT DEV QUICK START FOR ADUC847 |
| GBM24DTKT | CONN EDGECARD 48POS DIP .156 SLD |
| EVAL-ADUC7026QSZ | KIT DEV FOR ADUC7026/7027 |
| GEM36DSXS | CONN EDGECARD 72POS DIP .156 SLD |
| GBM18DSAI | CONN EDGECARD 36POS R/A .156 SLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-ADUC836QS | 制造商:Analog Devices 功能描述:MCU 8BIT 8052 CISC 62KB+4KB FLASH 3.6V 48LQFP - Bulk 制造商:Analog Devices 功能描述:KIT- ADUC836 DEV SYSTEM |
| EVAL-ADUC841QS | 制造商:AD 制造商全稱:Analog Devices 功能描述:MicroConverter 12-Bit ADCs and DACs with Embedded High Speed 62-kB Flash MCU |
| EVAL-ADUC841QSP2 | 制造商:AD 制造商全稱:Analog Devices 功能描述:MicroConverter 12-Bit ADCs and DACs with Embedded High Speed 62-kB Flash MCU |
| EVAL-ADUC841QSPZ | 功能描述:KIT DEV QUICK START ADUC841 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 通用嵌入式開發(fā)板和套件（MCU、DSP、FPGA、CPLD等） 系列:QuickStart™ PLUS 套件 標(biāo)準(zhǔn)包裝:1 系列:PICDEM™ 類型:MCU 適用于相關(guān)產(chǎn)品:PIC10F206，PIC16F690，PIC16F819 所含物品:板，線纜，元件，CD，PICkit 編程器 產(chǎn)品目錄頁面:659 (CN2011-ZH PDF) |
| EVAL-ADUC841QSPZ | 制造商:Analog Devices 功能描述:Silicon Manufacturer:Analog Devices C |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。