- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17109 > EVAL-ADUC824QSZ (Analog Devices Inc)KIT DEV QUICK START ADUC824 PDF資料下載
參數(shù)資料
| 型號： | EVAL-ADUC824QSZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 33/68頁 |
| 文件大?。?/td> | 0K |
| 描述： | KIT DEV QUICK START ADUC824 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | QuickStart™ 套件 |
| 類型： | MCU |
| 適用于相關(guān)產(chǎn)品： | ADuC824 |
| 所含物品： | 評估板，線纜，電源，軟件和文檔 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁當(dāng)前第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁
REV. B
ADuC824
–39–
Table XII. Flash/EE Memory Parallel Programming Modes
Port 3 Pins
Programming
0.7
0.6
0.5
0.4
0.3
0.2
0.1
Mode
XXXX
000Erase Flash/EE
Program, Data, and
Security Modes
XXXX
001Read Device
Signature/ID
X
1010Program Code Byte
X
0010Program Data Byte
X
1011Read Code Byte
X
0011Read Data Byte
XXXX
100Program Security
Modes
XXXX
101Read/Verify Security
Modes
All other codes
Redundant
Flash/EE Program Memory Security
The ADuC824 facilitates three modes of Flash/EE program
memory security. These modes can be independently activated,
restricting access to the internal code space. These security
modes can be enabled as part of the user interface available on all
ADuC824 serial or parallel programming tools referenced on the
MicroConverter web page at www.analog.com/microconverter.
The security modes available on the ADuC824 are described
as follows:
Lock Mode
This mode locks code in memory, disabling parallel programming
of the program memory although reading the memory in parallel
mode is still allowed. This mode is deactivated by initiating a
“code-erase” command in serial download or parallel program-
ming modes.
Secure Mode
This mode locks code in memory, disabling parallel programming
(program and verify/read commands) as well as disabling the
execution of a ‘MOVC’ instruction from external memory,
which is attempting to read the op codes from internal memory.
This mode is deactivated by initiating a “code-erase” command
in serial download or parallel programming modes.
Serial Safe Mode
This mode disables serial download capability on the device. If
Serial Safe mode is activated and an attempt is made to reset
the part into serial download mode, i.e., RESET asserted and
deasserted with
PSEN low, the part will interpret the serial
download reset as a normal reset only. Therefore, it will not
enter serial download mode but only execute a normal reset
sequence. Serial Safe mode can only be disabled by initiating a
code-erase command in parallel programming mode.
Using the Flash/EE Data Memory
The user Flash/EE data memory array consists of 640 bytes that
are configured into 160 (00H to 9FH) 4-byte pages as shown in
Figure 30.
9FH
BYTE 1
BYTE 2
BYTE 3
BYTE 4
00H
BYTE 1
BYTE 2
BYTE 3
BYTE 4
Figure 30. Flash/EE Data Memory Configuration
As with other ADuC824 user-peripheral circuits, the interface to
this memory space is via a group of registers mapped in the SFR
space. A group of four data registers (EDATA1–4) are used to
hold 4-byte page data just accessed. EADRL is used to hold the
8-bit address of the page to be accessed. Finally, ECON is an
8-bit control register that may be written with one of five Flash/EE
memory access commands to trigger various read, write, erase, and
verify functions. These registers can be summarized as follows:
ECON:
SFR Address: B9H
Function:
Controls access to 640 Bytes
Flash/EE Data Space.
Default:
00H
EADRL:
SFR Address: C6H
Function:
Holds the Flash/EE Data Page
Address. (640 Bytes => 160 Page
Addresses.)
Default:
00H
EDATA 1–4: SFR Address: BCH to BFH respectively
Function:
Holds Flash/EE Data memory
page write or page read data bytes.
Default:
EDATA1–2 –> 00H
EDATA3–4 –> 00H
A block diagram of the SFR interface to the Flash/EE Data
Memory array is shown in Figure 31.
9FH
BYTE 1 BYTE 2 BYTE 3 BYTE 4
00H
EDATA1 (BYTE 1)
EDATA2 (BYTE 2)
EDATA3 (BYTE 3)
EDATA4 (BYTE 4)
EADRL
ECON COMMAND
INTERPRETER LOGIC
ECON
BYTE 1 BYTE 2 BYTE 3 BYTE 4
FUNCTION:
RECEIVES COMMAND DATA
FUNCTION:
HOLDS THE 8-BIT PAGE
ADDRESS POINTER
FUNCTION:
INTERPRETS THE FLASH
COMMAND WORD
FUNCTION:
HOLDS THE 4-BYTE
PAGE DATA
Figure 31. Flash/EE Data Memory Control and Configuration
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RPS-1K-22-18/2.0-9 | HEAT SHRINK SLEEVE |
| EBM31DCMN | CONN EDGECARD 62POS .156 WW |
| REC5-243.3DRWZ/H/B | CONV DC/DC 5W 9-36VIN +/-3.3V |
| ADR06WARZ-R7 | IC VREF SERIES PREC 3V 8SOIC |
| EBM31DCMH | CONN EDGECARD 62POS .156 WW |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-ADUC831QS | 制造商:Analog Devices 功能描述:QUICK START DEVELOPMENT SYSTEM - Bulk 制造商:Analog Devices 功能描述:KIT- ADUC831 DEV SYSTEM |
| EVAL-ADUC831QSZ | 功能描述:KIT DEV FOR ADUC831 QUICK START RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 通用嵌入式開發(fā)板和套件（MCU、DSP、FPGA、CPLD等） 系列:QuickStart™ 套件 標(biāo)準(zhǔn)包裝:1 系列:PICDEM™ 類型:MCU 適用于相關(guān)產(chǎn)品:PIC10F206，PIC16F690，PIC16F819 所含物品:板，線纜，元件，CD，PICkit 編程器 產(chǎn)品目錄頁面:659 (CN2011-ZH PDF) |
| EVAL-ADUC832QS | 制造商:Analog Devices 功能描述:QUICK START DEVELOPMENT SYSTEM - Bulk 制造商:Analog Devices 功能描述:DEVELOPMENT KIT SYSTEM |
| EVAL-ADUC832QSZ | 功能描述:KIT DEV FOR ADUC832 QUICK START RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 通用嵌入式開發(fā)板和套件（MCU、DSP、FPGA、CPLD等） 系列:QuickStart™ 套件 標(biāo)準(zhǔn)包裝:1 系列:PICDEM™ 類型:MCU 適用于相關(guān)產(chǎn)品:PIC10F206，PIC16F690，PIC16F819 所含物品:板，線纜，元件，CD，PICkit 編程器 產(chǎn)品目錄頁面:659 (CN2011-ZH PDF) |
| EVAL-ADUC834QS | 制造商:Analog Devices 功能描述:DATA ACQ SYS, MICROCNVRTR, DUAL 16BIT/24BIT - ADCS W/ EMBEDD - Bulk 制造商:Analog Devices 功能描述:8052 ADUC834 QUICKSTART DEV KIT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。