參數(shù)資料
型號： EVAL-ADF4193EBZ1
廠商： Analog Devices Inc
文件頁數(shù)： 7/32頁
文件大?。?/td> 0K
描述： BOARD EVALUATION EB1 FOR ADF4193
標(biāo)準(zhǔn)包裝： 1
主要目的： 計時，頻率合成器
嵌入式： 否
已用 IC / 零件： ADF4193
主要屬性： 單路分?jǐn)?shù)-N PLL
次要屬性： 13MHz PFD 圖形用戶界面
已供物品： 板，線纜，軟件
相關(guān)產(chǎn)品： ADF4193BCPZ-ND - IC PLL FREQ SYNTHESIZER 32LFCSP
ADF4193BCPZ-RL7-ND - IC PLL FREQ SYNTHESIZER 32LFCSP
ADF4193BCPZ-RL-ND - IC PLL FREQ SYNTHESIZER 32LFCSP
Data Sheet
ADF4193
Rev. F | Page 15 of 32
FRAC/INT REGISTER (R0)
05328-023
DB23
RESERVED
0
DB22
N8
DB21
N7
DB20
N6
DB19
N5
DB18
N4
DB17
N3
DB16
N2
DB15
N1
DB14
F12
DB13
F11
DB12
F10
DB11
F9
DB10
F8
DB9
F7
DB8
F6
DB7
F5
DB6
F4
DB5
F3
DB4
F2
DB3
F1
DB2
C3 (0)
DB1
C2 (0)
DB0
C1 (0)
8-BIT RF INT VALUE
12-BIT RF FRAC VALUE
CONTROL
BITS
F12
0
.
1
F11
0
.
1
F10
0
.
1
..........
F3
0
.
1
F2
0
1
.
0
1
F1
0
1
0
1
.
0
1
0
1
FRACTIONAL VALUE (FRAC)
0
1
2
3
.
4092
4093
4094
4095
N8
0
.
1
N7
0
.
1
N6
0
.
1
N5
1
.
1
N4
1
.
1
N3
0
.
1
N2
1
.
1
N1
0
.
1
INTEGER VALUE (INT)
26
.
255
0 = < FRAC < MOD
Figure 29. FRAC/INT Register (R0)
R0, the FRAC/INT register, is used to program the synthesizer
output frequency. On the next PFD cycle following a write to
R0, the N divider section is updated with the new INT and
FRAC values. At the same time, the PLL automatically enters
fast lock mode and the charge pump current is increased to its
maximum value and stays at this value until the ICP timeout
counter times out, and switches SW1, SW2, and SW3 closed
and remains closed until the SW1, SW2, and SW3 timeout
counters time out.
Once all registers are programmed during the initialization
sequence (see Table 8), all that is required thereafter to program
a new channel is a write to R0. However, as described in the
Programming section, it can also be desirable to program R1
and R2 register settings on a channel-by-channel basis. These
settings are double buffered by the write to R0. This means
that while the data is loaded through the serial interface on the
respective R1 and R2 write cycles, the synthesizer is not updated
with their data until the next write to Register R0.
Control Bits
The three LSBs, Control Bit C3, Control Bit C2, and Control Bit C1,
should be set to 0, 0, 0, respectively, to select R0, the FRAC/INT
register.
Reserved Bit
Bit DB23 is reserved and must be set to 0.
8-Bit INT Value
These eight bits set the INT value, which determines the integer
part of the feedback division factor. All integer values from 26
to 255 are allowed. See the Worked Example section.
12-Bit FRAC Value
The 12 FRAC bits set the numerator of the fraction that is input
to the Σ-Δ modulator. This, along with INT, specifies the new
frequency channel that the synthesizer locks to, as shown in the
Worked Example section. FRAC values from 0 to MOD 1
cover channels over a frequency range equal to the PFD reference
frequency.
相關(guān)PDF資料
PDF描述
RSA10DTKN CONN EDGECARD 20POS DIP .125 SLD
EVAL-ADF4154EBZ1 BOARD EVALUATION FOR ADF4154EB1
ECE-T1CA124FA CAP ALUM 120000UF 16V 20% SNAP
EYM18DRMT CONN EDGECARD 36POS .156 WW
SP1812R-154K INDUCTOR PWR SHIELDED 150UH SMD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-ADF4193EBZ2 功能描述:BOARD EVALUATION EB2 FOR ADF4193 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081
EVAL-ADF4206-7EB1 制造商:Analog Devices 功能描述:EVALUATION BOARD FOR DUAL RF PLL FREQUENCY SYNTHESIZERS 制造商:Analog Devices 功能描述:DUAL RF PLL FREQ SYNTHESIZERS - Bulk
EVAL-ADF4208EB1 制造商:Analog Devices 功能描述:Evaluation Board For Dual RF PLL Frequency Synthesizers 制造商:Analog Devices 功能描述:DUAL RF PLL FREQ SYNTHESIZERS - Bulk
EVAL-ADF4212EB1 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk
EVAL-ADF4213EB1 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*