參數(shù)資料
型號： EVAL-ADF4193EBZ1
廠商： Analog Devices Inc
文件頁數(shù)： 14/32頁
文件大?。?/td> 0K
描述： BOARD EVALUATION EB1 FOR ADF4193
標(biāo)準(zhǔn)包裝： 1
主要目的： 計時，頻率合成器
嵌入式： 否
已用 IC / 零件： ADF4193
主要屬性： 單路分數(shù)-N PLL
次要屬性： 13MHz PFD 圖形用戶界面
已供物品： 板，線纜，軟件
相關(guān)產(chǎn)品： ADF4193BCPZ-ND - IC PLL FREQ SYNTHESIZER 32LFCSP
ADF4193BCPZ-RL7-ND - IC PLL FREQ SYNTHESIZER 32LFCSP
ADF4193BCPZ-RL-ND - IC PLL FREQ SYNTHESIZER 32LFCSP
Data Sheet
ADF4193
Rev. F | Page 21 of 32
MUX REGISTER (R6)
05328-
029
DB15
M13
DB14
M12
DB13
M11
DB12
M10
DB11
0
DB10
0
DB9
0
DB8
0
DB7
0
DB6
M4
DB5
M3
DB4
M2
DB3
M1
DB2
C3 (1)
DB1
C2 (1)
DB0
C1 (0)
RESERVED
MUXOUT
CONTROL
BITS
SIGMA-DELTA
AND
LOCK DETECT MODES
0
1
M10
0
1
0
M11
0
ALL OTHER STATES
M12
0
1
M13
INIT STATE, DITHER OFF,
3ns LOCK DETECT THRESHOLD
DITHER ON
10ns LOCK DETECT THRESHOLD
RESERVED
SIGMA-DELTA MODES
0
1
M4
0
1
0
1
M3
0
1
0
1
0
1
0
1
M2
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
M1
3-STATE
DIGITAL LOCK DETECT
N DIVIDER OUTPUT
LOGIC HIGH
R COUNTER
RESERVED
SERIAL DATA OUT
LOGIC LOW
R DIVIDER/2 OUTPUT
N DIVIDER/2 OUTPUT
RESERVED
ICP TIMEOUT SIGNAL
SW1/2 TIMEOUT SIGNAL
SW3 TIMEOUT SIGNAL
RESERVED
MUXOUT
Figure 35. MUX Register (R6)
With C3, C2, and C1 set to 1, 1, 0, respectively, the MUX
register is programmed.
Σ-Δ and Lock Detect Modes
Bit DB15 to Bit DB12 are used to reconfigure certain PLL
operating modes. In the initialization sequence after power is
applied to the chip, the four bits must first be programmed to
all zeros. This initializes the PLL to a known state with dither
off in the Σ-Δ modulator and a 3 ns PFD error threshold in the
lock detect circuit.
To turn on dither in the Σ-Δ modulator, an additional write
should be made to Register R6 to program bits [DB15:DB12] =
[0011]. However, for lowest noise operation, it is best to leave
dither off.
To change the lock detect threshold from 3 ns to 10 ns, a
separate write to R6 should be performed to program bits
[DB15:DB12] = [1001]. This should be done for reliable lock
detect operation when the RF frequency is <2 GHz.
A write to R6 that programs bits [DB15:DB12] = [0000] returns
operation to the default state with both dither off and a 3 ns
lock detect threshold.
Reserved Bits
The reserved bits must all be set to 0 for normal operation.
MUXOUT Modes
These bits control the on-chip multiplexer. See Figure 35 for the
truth table. This pin is useful for diagnosis because it allows the
user to look at various internal points of the chip, such as the
R divider and INT divider outputs.
In addition, it is possible to monitor the programmed timeout
counter intervals on MUXOUT. For example, if the ICP timeout
counter was programmed to 65 (with a 26 MHz PFD), then
following the next write to R0, a pulse width of 10 s would be
observed on the MUXOUT pin.
Digital lock detect is available via the MUXOUT pin.
相關(guān)PDF資料
PDF描述
RSA10DTKN CONN EDGECARD 20POS DIP .125 SLD
EVAL-ADF4154EBZ1 BOARD EVALUATION FOR ADF4154EB1
ECE-T1CA124FA CAP ALUM 120000UF 16V 20% SNAP
EYM18DRMT CONN EDGECARD 36POS .156 WW
SP1812R-154K INDUCTOR PWR SHIELDED 150UH SMD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-ADF4193EBZ2 功能描述:BOARD EVALUATION EB2 FOR ADF4193 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081
EVAL-ADF4206-7EB1 制造商:Analog Devices 功能描述:EVALUATION BOARD FOR DUAL RF PLL FREQUENCY SYNTHESIZERS 制造商:Analog Devices 功能描述:DUAL RF PLL FREQ SYNTHESIZERS - Bulk
EVAL-ADF4208EB1 制造商:Analog Devices 功能描述:Evaluation Board For Dual RF PLL Frequency Synthesizers 制造商:Analog Devices 功能描述:DUAL RF PLL FREQ SYNTHESIZERS - Bulk
EVAL-ADF4212EB1 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk
EVAL-ADF4213EB1 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*