參數(shù)資料
型號(hào)： EVAL-ADF4158EB1Z
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 22/36頁(yè)
文件大?。?/td> 0K
描述： BOARD EVALUATION FOR ADF4158
標(biāo)準(zhǔn)包裝： 1
主要目的： 計(jì)時(shí)，頻率合成器
嵌入式： 否
已用 IC / 零件： ADF4158
主要屬性： 單路分?jǐn)?shù)-N PLL
已供物品： 板
Data Sheet
ADF4158
Rev. G | Page 29 of 36
An example of ramp with FSK on the top of it is shown in
Figure 37. Eventually, the ramp must be activated as described
08728-
025
FR
E
Q
U
E
N
C
Y
0RAMP END
F
R
EQ
U
EN
C
Y
SW
EEP
FSK SHIFT
TIME
LFM STEP =
FREQUENCY
SWEEP/NUMBER
OF STEPS
Figure 37. Combined FSK and LFM Waveform (N Corresponds to the
Number of LFM Steps)
Delayed Start
A delayed start can be used with two different parts to control
the start time. The idea of delayed start is shown in Figure 38.
FR
E
Q
U
E
N
C
Y
TIME
RAMP WITH
DELAYED START
RAMP WITHOUT
DELAYED START
08
728
-12
6
Figure 38. Delayed Start of Sawtooth Ramp
Example
For example, to program a delayed start with two different parts
to control the start time,
1.
Set DB15 in Register R7 to 1 to enable the delayed start of
ramp option.
2.
Set Bit DB16 in Register R7 to 0 and the 12-bit delay start
word (DB[14:3] in Register R7) to 125 to delay the ramp on
the first part is delayed by 5 μs, fPFD = 25 MHz. The delay is
calculated as follows:
Delay = tPFD × Delay Start Word
= 40 ns × 125 = 5 μs
3.
Set Bit DB16 in Register R7 to 1 and the 12-bit delay start
word (DB[14:3] in Register R7) to 125 to delay the ramp
on the second part is delayed by 125 μs. Use the following
formula for calculating the delay:
Delay = tPFD × CLK1 × Delay Start Word
= 40 ns × 25 × 125 = 125 μs
Eventually, the ramp must be activated as described in
Delay Between Ramps
This feature adds a delay between bursts in ramp. Figure 39
shows a delay between ramps in sawtooth mode.
FR
E
Q
U
E
N
C
Y
TIME
DELAY
08
72
8-
02
8
Figure 39. Delay Between Ramps for Sawtooth Mode
Example
For example, to add a delay between bursts in a ramp,
1.
Set DB17 in Register R7 to 1 to enable delay between
ramps option.
2.
Set Bit DB16 in Register R7 to 0 and the 12-bit delay start
word (DB[14:3] in Register R7) to 125 to delay the ramp
by 5 μs, fPFD = 25 MHz. The delay is calculated as follows:
Delay = tPFD × Delay Start Word
= 40 ns × 125 = 5 μs
If a longer delay is needed, for example, 125 μs, Bit DB16
in Register R7 should be set to 1 and the 12-bit delay start
word (DB[14:3] in Register R7) should be set to 125. The
delay is calculated as follows
Delay = tPFD × CLK1 × Delay Start Word
= 40 ns × 25 × 125 = 125 μs
There is also a possibility to activate fast-lock operation for the
first period of delay. This is done by setting Bit DB18 in Register R7
to 1. This feature is useful for sawtooth ramps to mitigate the
frequency overshoot on the transition from one sawtooth to the
next. Eventually, the ramp must be activated as described in
Nonlinear Ramp Mode
The ADF4158 is capable of generating a parabolic ramp. The
output frequency is generated according to the following
equation:
fOUT(n + 1) = fOUT(n) + n × fDEV
(16)
where:
fOUT is output frequency.
n is step number.
fDEV is frequency deviation.
FR
E
Q
U
E
N
C
Y
TIME
087
28-
029
Figure 40. Parabolic Ramp
相關(guān)PDF資料
PDF描述
RNF-100-1/8-BK-STK HEATSHRINK RNF-100 1/8"X4' BLK
M3CCA-1418R IDC CABLE - MKC14A/MC14M/MKC14A
M3AAA-1418R IDC CABLE - MSC14A/MC14M/MSC14A
H1AXH-3036G IDC CABLE - HSC30H/AE30G/X
A3AAH-1036G IDC CABLE - ASC10H/AE10G/ASC10H
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-ADF4193EBZ1 功能描述:BOARD EVALUATION EB1 FOR ADF4193 RoHS:是 類別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081
EVAL-ADF4193EBZ2 功能描述:BOARD EVALUATION EB2 FOR ADF4193 RoHS:是 類別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081
EVAL-ADF4206-7EB1 制造商:Analog Devices 功能描述:EVALUATION BOARD FOR DUAL RF PLL FREQUENCY SYNTHESIZERS 制造商:Analog Devices 功能描述:DUAL RF PLL FREQ SYNTHESIZERS - Bulk
EVAL-ADF4208EB1 制造商:Analog Devices 功能描述:Evaluation Board For Dual RF PLL Frequency Synthesizers 制造商:Analog Devices 功能描述:DUAL RF PLL FREQ SYNTHESIZERS - Bulk
EVAL-ADF4212EB1 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*