參數(shù)資料
型號: EVAL-ADF411XEBZ1
廠商: Analog Devices Inc
文件頁數(shù): 14/28頁
文件大?。?/td> 0K
描述: BOARD EVAL FOR ADF411X NO CHIP
標(biāo)準(zhǔn)包裝: 1
主要目的: 計時,頻率合成器
嵌入式:
已用 IC / 零件: ADF4001,ADF4106,ADF4107,ADF4110,ADF4111,ADF4112,ADF4113,ADF4116,ADF4117,ADF4118,ADF4153
主要屬性: 單路分數(shù)-N 或整數(shù)-N PLL
次要屬性: 板不包括環(huán)路濾波器、合成器和 VCO
已供物品: 部分安裝的板,線纜,軟件
相關(guān)產(chǎn)品: ADF4112BCPZ-ND - IC PLL FREQ SYNTH 3GHZ 20-LFCSP
ADF4112BCPZ-RL-ND - IC PLL FREQ SYNTH 3GHZ 20-LFCSP
ADF4111BRUZ-RL7-ND - IC PLL FREQ SYNTHESIZER 16-TSSOP
ADF4111BRUZ-RL-ND - IC PLL FREQ SYNTHESIZER 16-TSSOP
ADF4112BCPZ-RL7-ND - IC PLL FREQ SYNTH 3GHZ 20-LFCSP
ADF4111BRUZ-ND - IC PLL FREQ SYNTHESIZER 16-TSSOP
ADF4113BCPZ-ND - IC PLL FREQ SYNTHESIZER 20-LFCSP
ADF4113BCPZ-RL7-ND - IC PLL FREQ SYNTHESIZER 20-LFCSP
ADF4113BCPZ-RL-ND - IC PLL FREQ SYNTHESIZER 20-LFCSP
ADF4110BRUZ-RL7-ND - IC PLL FREQ SYNTHESIZER 16-TSSOP
更多...
Data Sheet
ADF4110/ADF4111/ADF4112/ADF4113
Rev. F | Page 21 of 28
RESYNCHRONIZING THE PRESCALER OUTPUT
Table 7 (the Reference Counter Latch Map) shows two bits,
DB22 and DB21, which are labeled DLY and SYNC,
respectively. These bits affect the operation of the prescaler.
With SYNC = 1, the prescaler output is resynchronized with the
RF input. This has the effect of reducing jitter due to the
prescaler and can lead to an overall improvement in synthesizer
phase noise performance. Typically, a 1 dB to 2 dB
improvement is seen in the ADF4113. The lower bandwidth
devices can show an even greater improvement. For example,
the ADF4110 phase noise is typically improved by 3 dB when
SYNC is enabled.
With DLY = 1, the prescaler output is resynchronized with a
delayed version of the RF input.
If the SYNC feature is used on the synthesizer, some care must
be taken. At some point, (at certain temperatures and output
frequencies), the delay through the prescaler coincides with the
active edge on RF input; this causes the SYNC feature to break
down. It is important to be aware of this when using the SYNC
feature. Adding a delay to the RF signal, by programming
DLY = 1, extends the operating frequency and temperature
somewhat. Using the SYNC feature also increases the value of
the AIDD for the device. With a 900 MHz output, the ADF4113
AIDD increases by about 1.3 mA when SYNC is enabled and by
an additional 0.3 mA if DLY is enabled.
All the typical performance plots in this data sheet, except for
Figure 8, apply for DLY and SYNC = 0, i.e., no resynchroniza-
tion or delay enabled.
相關(guān)PDF資料
PDF描述
H3DDS-4036M IDC CABLE - HKR40S/AE40M/HKR40S
M1TXK-2436J IDC CABLE - MSD24K/MC24G/X
A3BBH-4006M IDC CABLE - ASR40H/AE40M/ASR40H
A3BBH-3418G IDC CABLE - ASR34H/AE34G/ASR34H
H3AKH-4018G IDC CABLE - HSC40H/AE40G/HPK40H
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-ADF411XEBZ11 制造商:AD 制造商全稱:Analog Devices 功能描述:RF PLL Frequency Synthesizers
EVAL-ADF4150EB1Z 制造商:Analog Devices 功能描述:EVAL BOARD PLL SYNTH/VCO ADF4150 制造商:Analog Devices 功能描述:ADF4150, PLL SYNTHESIZER, EVAL BOARD 制造商:Analog Devices 功能描述:ADF4150, PLL SYNTHESIZER, EVAL BOARD; Silicon Manufacturer:Analog Devices; Kit Application Type:Clock & Timing; Application Sub Type:VCO; Features:Fractional-N Synthesizer and Integer-N Synthesizer, 3-wire Serial Interface; SVHC:No ;RoHS Compliant: Yes
EVAL-ADF4150HVEB1Z 功能描述:EVAL BOARD FOR ADF4150HV RoHS:是 類別:RF/IF 和 RFID >> RF 評估和開發(fā)套件,板 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:GPS 接收器 頻率:1575MHz 適用于相關(guān)產(chǎn)品:- 已供物品:模塊 其它名稱:SER3796
EVAL-ADF4151EB1Z 制造商:Analog Devices 功能描述:EVAL PLL FREQ SYNTH ADF4151 制造商:Analog Devices 功能描述:ADF4151, PLL SYNTHESIZER, EVAL BOARD; Silicon Manufacturer:Analog Devices; Kit Application Type:Clock & Timing; Application Sub Type:PLL Frequency Synthesizer; Kit Contents:Software CD, EVAL-ADF4151EB1Z Board; Features:Fractional-N ;RoHS Compliant: Yes
EVAL-ADF4153EB1 制造商:Analog Devices 功能描述:Evaluation Board For ADF4153 制造商:Analog Devices 功能描述:IC EVALUATION ((NS))