- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17034 > EVAL-AD7608EDZ (Analog Devices Inc)BOARD EVAL FOR AD7608 PDF資料下載
參數(shù)資料
| 型號： | EVAL-AD7608EDZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 19/32頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR AD7608 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| ADC 的數(shù)量： | 8 |
| 位數(shù)： | 18 |
| 采樣率（每秒）： | 200k |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，并聯(lián)，QSPI?，串行，SPI? |
| 輸入范圍： | ±10 V |
| 在以下條件下的電源（標(biāo)準(zhǔn)）： | 100mW @ 200kSPS |
| 工作溫度： | -40°C ~ 85°C |
| 已用 IC / 零件： | AD7608 |
| 已供物品： | 板 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當(dāng)前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
AD7608
Data Sheet
Rev. A | Page 26 of 32
DIGITAL FILTER
The AD7608 contains an optional digital first-order sinc filter
that should be used in applications where slower throughput
rates are used or where higher signal-to-noise ratio or dynamic
range is desirable. The oversampling ratio of the digital filter is
controlled using the oversampling pins, OS [2:0] (see Table 8).
OS 2 is the MSB control bit, and OS 0 is the LSB control bit.
Table 8 provides the oversampling bit decoding to select the
different oversample rates. The OS pins are latched on the falling
edge of BUSY. This sets the oversampling rate for the next
conversion (see Figure 45). In addition to the oversampling
function, the output result is decimated to 18-bit resolution.
If the OS pins are set to select an OS ratio of 8, the next
CONVST x rising edge takes the first sample for each channel,
and the remaining seven samples for all channels are taken with
an internally generated sampling signal. These samples are then
averaged to yield an improvement in SNR performance. Table 8
shows typical SNR performance for both the ±10 V and the
±5 V range. As Table 8 indicates, there is an improvement in
SNR as the OS ratio increases. As the OS ratio increases, the
3 dB frequency is reduced, and the allowed sampling frequency
is also reduced. In an application where the required sampling
frequency is 10 kSPS, an OS ratio of up to 16 can be used. In
this case, the application sees an improvement in SNR, but the
input 3 dB bandwidth is limited to ~6 kHz.
The CONVST A and CONVST B pins must be tied/driven
together when oversampling is turned on. When the over-
sampling function is turned on, the BUSY high time for the
conversion process extends. The actual BUSY high time
depends on the oversampling rate selected: the higher
the oversampling rate, the longer the BUSY high, or total
conversion time (see Table 3).
Figure 44 shows that the conversion time extends as the over-
sampling rate is increased, and the BUSY signal lengthens for the
different oversampling rates. For example, a sampling frequency
of 10 kSPS yields a cycle time of 100 s. Figure 44 shows OS × 2
and OS × 4; for a 10 kSPS example, there is adequate cycle time to
further increase the oversampling rate and yield greater improve-
ments in SNR performance. In an application where the initial
sampling or throughput rate is at 200 kSPS, for example, and
oversampling is turned on, the throughput rate must be reduced
to accommodate the longer conversion time and to allow for the
read. To achieve the fastest throughput rate possible when over-
sampling is turned on, the read can be performed during the
BUSY high time. The falling edge of BUSY is used to update the
output data registers with the new conversion data; therefore, the
reading of conversion data should not occur on this edge.
CS
RD
DATA:
DB[15:0]
BUSY
CONVST A,
CONVST B
tCYCLE
tCONV
4s
t4
9s
19s
OS = 0 OS = 2 OS = 4
08938-
043
Figure 44. No Oversampling, Oversampling × 2, and Oversampling × 4 While
Using Read After Conversion
CONVST A,
CONVST B
BUSY
OS x
tOS_SETUP
tOS_HOLD
CONVERSION N
CONVERSION N + 1
OVERSAMPLE RATE
LATCHED FOR CONVERSION N + 1
08938-
042
Figure 45. OS Pin Timing
Table 8. Oversample Bit Decoding
OS [2:0]
OS Ratio
SNR ±5 V
Range (dB)1
SNR ±10 V
Range (dB)1
3 dB BW ±5 V
Range (kHz)
3 dB BW ±10 V
Range (kHz)
Maximum Throughput
CONVST x Frequency (kHz)
000
No OS
90.5
91.2
15
22
200
001
2
92.5
93.4
15
22
100
010
4
94.45
95.7
13.7
18.5
50
011
8
96.5
98
10.3
11.9
25
100
16
99.1
100.4
6
12.5
101
32
101.7
102.8
3
6.25
110
64
103
103.5
1.5
3.125
111
Invalid
1
SNR values taken with a full scale 100 Hz input signal.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RCC08DRTH-S93 | CONN EDGECARD 16POS DIP .100 SLD |
| RSC05DREN-S93 | CONN EDGECARD 10POS .100 EYELET |
| 0982660100 | CBL 10POS 0.5MM JMPR TYPE D 3" |
| MPC8544COMEDEV | KIT DEV EXPRESS MPC8544COM |
| 0982660099 | CBL 10POS 0.5MM JMPR TYPE A 3" |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD7609EDZ | 功能描述:BOARD EVAL FOR AD7609 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD7610CB | 制造商:Analog Devices 功能描述:EVAL KIT FOR 16BIT, 250 KSPS, UNIPOLAR/BIPOLAR PROGRAMMABLE - Bulk |
| EVAL-AD7610CBZ | 功能描述:BOARD EVALUATION FOR AD7610 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:PulSAR® 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD7610EDZ | 功能描述:BOARD EVAL FOR AD7610 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:* 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD7612CB | 制造商:Analog Devices 功能描述:EVAL BD FOR AD7612 - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。