參數(shù)資料
型號: EVAL-AD5933EBZ
廠商: Analog Devices Inc
文件頁數(shù): 18/40頁
文件大?。?/td> 0K
描述: BOARD EVALUATION FOR AD5933
產(chǎn)品培訓(xùn)模塊: AD5933 Impedance to Digital Converter
ADP2102 DSP Battery Life Applications
Direct Digital Synthesis Tutorial Series (1 of 7): Introduction
Direct Digital Synthesizer Tutorial Series (7 of 7): DDS in Action
Direct Digital Synthesis Tutorial Series (3 of 7): Angle to Amplitude Converter
Direct Digital Synthesis Tutorial Series (6 of 7): SINC Envelope Correction
Direct Digital Synthesis Tutorial Series (4 of 7): Digital-to-Analog Converter
Direct Digital Synthesis Tutorial Series (2 of 7): The Accumulator
標(biāo)準(zhǔn)包裝: 1
主要目的: 計時,直接數(shù)字合成(DDS)
嵌入式:
已用 IC / 零件: AD5933
主要屬性: 12 位數(shù)模轉(zhuǎn)換器,24 位調(diào)節(jié)字寬
次要屬性: 16MHz 2.7 V ~ 5.5 V 圖形用戶界面
已供物品: 板,纜線,CD
產(chǎn)品目錄頁面: 797 (CN2011-ZH PDF)
相關(guān)產(chǎn)品: AD5933YRSZ-REEL7-ND - NETWORK ANALYZER 12B 1MSP 16SSOP
AD5933YRSZ-ND - IC NTWK ANALYZER 12B 1MSP 16SSOP
Data Sheet
AD5933
Rev. E | Page 25 of 40
FREQUENCY INCREMENT REGISTER (REGISTER
ADDRESS 0x85, REGISTER ADDRESS 0x86,
REGISTER ADDRESS 0x87)
The default value upon reset is as follows: D23 to D0 are not reset
on power-up. After a reset command, the contents of this register
are not reset.
The frequency increment register contains a 24-bit represen-
tation of the frequency increment between consecutive frequency
points along the sweep. For example, if the user requires an
increment step of 10 Hz using a 16.0 MHz clock, the user
should program the value of 0x00 to Register Address 0x85, the
value of 0x01 to Register Address 0x86m, and the value of 0x4F
to Register Address 0x87.
The formula for calculating the increment frequency is given by
F
00014
x
0
2
4
MHz
16
Hz
10
27
×
=
Code
Increment
Frequency
The user programs the value 0x00 to Register Address 0x85, the
value 0x01 to Register Address 0x86, and the value 0x4F to
Register Address 0x87.
NUMBER OF INCREMENTS REGISTER (REGISTER
ADDRESS 0x88, REGISTER ADDRESS 0x89)
The default value upon reset is as follows: D8 to D0 are not reset
on power-up. After a reset command, the contents of this
register are not reset.
Table 12. Number of Increments Register
Reg
Bits
Description
Function
Format
0x88
D15 to D9
Don’t care
Read or
write
Integer number
stored in binary
format
D8
Number of
increments
Read or
write
0x89
D8 to D0
Number of
increments
Read or
write
Integer number
stored in binary
format
This register determines the number of frequency points in the
frequency sweep. The number of points is represented by a 9-bit
word, D8 to D0. D15 to D9 are don’t care bits. This register, in
conjunction with the start frequency register and the increment
frequency register, determines the frequency sweep range for
the sweep operation. The maximum number of increments that
can be programmed is 511.
NUMBER OF SETTLING TIME CYCLES
REGISTER (REGISTER ADDRESS 0x8A,
REGISTER ADDRESS 0x8B)
The default value upon reset is as follows: D10 to D0 are not
reset on power-up. After a reset command, the contents of this
register are not reset (see Table 13).
This register determines the number of output excitation cycles
that are allowed to pass through the unknown impedance, after
receipt of a start frequency sweep, increment frequency, or
repeat frequency command, before the ADC is triggered to
perform a conversion of the response signal. The number of
settling time cycles register value determines the delay between
a start frequency sweep/increment frequency /repeat frequency
command and the time an ADC conversion commences. The
number of cycles is represented by a 9-bit word, D8 to D0. The
value programmed into the number of settling time cycles
register can be increased by a factor of 2 or 4 depending upon
the status of bits D10 to D9. The five most significant bits, D15
to D11, are don’t care bits. The maximum number of output
cycles that can be programmed is 511 × 4 = 2044 cycles. For
example, consider an excitation signal of 30 kHz. The
maximum delay between the programming of this frequency
and the time that this signal is first sampled by the ADC is ≈
511 × 4 × 33.33 s = 68.126 ms. The ADC takes 1024 samples,
and the result is stored as real data and imaginary data in
Register Address 0x94 to Register Address 0x97. The conversion
process takes approximately 1 ms using a 16.777 MHz clock.
Table 13. Number of Settling Times Cycles Register
Register
Bits
Description
Function
Format
0x8A
D15 to D11
Don’t care
Read or write
Integer number stored in
binary format
D10 to D9
2-bit decode
D10
D9
Description
0
Default
0
1
No. of cycles × 2
1
0
Reserved
1
No. of cycles × 4
D8
MSB number of settling time cycles
0x8B
D7 to D0
Number of settling time cycles
Read or write
相關(guān)PDF資料
PDF描述
VI-B2W-EW CONVERTER MOD DC/DC 5.5V 100W
VI-B2V-EW CONVERTER MOD DC/DC 5.8V 100W
Q2-Z-3-01-SS100FT HEATSHRINK POLY Q2Z 3"X100FT BLK
GEM18DRKF CONN EDGECARD 36POS DIP .156 SLD
848407-1 CONN LEAD ASSY SGL-END 20AWG 16"
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-AD5933EBZ 制造商:Analog Devices 功能描述:IMPEDANCE CONVERTER EVALUATION BOARD
EVAL-AD5934EB 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk
EVAL-AD5934EBZ 功能描述:BOARD EVALUATION FOR AD5934 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電源管理,電池充電器 嵌入式:否 已用 IC / 零件:MAX8903A 主要屬性:1 芯鋰離子電池 次要屬性:狀態(tài) LED 已供物品:板
EVAL-AD607EBZ 功能描述:BOARD EVALUATION FOR AD607 RoHS:是 類別:RF/IF 和 RFID >> RF 評估和開發(fā)套件,板 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:GPS 接收器 頻率:1575MHz 適用于相關(guān)產(chǎn)品:- 已供物品:模塊 其它名稱:SER3796
EVAL-AD608EBZ 功能描述:BOARD EVALUATION FOR AD608 RoHS:是 類別:RF/IF 和 RFID >> RF 評估和開發(fā)套件,板 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:GPS 接收器 頻率:1575MHz 適用于相關(guān)產(chǎn)品:- 已供物品:模塊 其它名稱:SER3796