- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16569 > EVAL-AD5930EBZ (Analog Devices Inc)BOARD EVAL FOR AD5930 PDF資料下載
參數(shù)資料
| 型號(hào)： | EVAL-AD5930EBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 28/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR AD5930 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 主要目的： | 計(jì)時(shí)，波形發(fā)生器 |
| 已用 IC / 零件： | AD5930 |
| 次要屬性： | 串行接口 |
| 已供物品： | 板，線纜 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當(dāng)前第28頁
Data Sheet
AD5930
Rev. | Page 9 of 28
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
REF
COMP
AVDD
DGND
CAP/2.5V
DVDD
FSADJUST
IOUT
AGND
STANDBY
SDATA
SCLK
FSYNC
MSBOUT
SYNCOUT
MCLK
DGND O/P
INTERRUPT
CTRL
IOUTB
AD5930
TOP VIEW
(Not to Scale)
05333-
008
Figure 8. Pin Configuration
Table 4. Pin Function Descriptions
Pin No.
Mnemonic
Description
1
FSADJUST
Full-Scale Adjust Control. A resistor (RSET) must be connected externally between this pin and AGND.
This determines the magnitude of the full-scale DAC current. The relationship between RSET and the
full-scale current is:
IOUTFULL-SCALE = 18 × VREFOUT/RSET
where VREFOUT = 1.20 V nominal and RSET = 6.8 k typical.
2
REF
Voltage Reference. This pin can be an input or an output. The AD5930 has an internal 1.18 V reference, which
is made available at this pin. Alternatively, this reference can be overdriven by an external reference, with a
voltage range as given in the Specifications section. A 10 nF decoupling capacitor should be connected
between REF and AGND.
3
COMP
DAC Bias Pin. This pin is used for decoupling the DAC bias voltage to AVDD.
4
AVDD
Positive Power Supply for the Analog Section. AVDD can have a value from +2.3 V to +5.5 V. A 0.1 F decoupling
capacitor should be connected between AVDD and AGND.
5
DVDD
Positive Power Supply for the Digital Section. DVDD can have a value from +2.3 V to +5.5 V. A 0.1 F decoupling
capacitor should be connected between DVDD and DGND.
6
CAP/2.5V
Digital Circuitry. Operates from a 2.5 V power supply. This 2.5 V is generated from DVDD using an on-board
regulator. The regulator requires a decoupling capacitor of typically 100 nF, which is connected from CAP/2.5V
to DGND. If DVDD is equal to or less than 2.7 V, CAP/2.5V can be shorted to DVDD.
7
DGND
Ground for all Digital Circuitry. This excludes digital output buffers.
8
MCLK
Digital Clock Input. DDS output frequencies are expressed as a binary fraction of the frequency of MCLK.
The output frequency accuracy and phase noise are determined by this clock.
9
SYNCOUT
Digital Output for Sweep Status Information. User selectable for end of sweep (EOS) or frequency increments
through the control register (SYNCOP bit). This pin must be enabled by setting Control Register Bit SYNCOPEN to 1.
10
MSBOUT
Digital Output. The inverted MSB of the DAC data is available at this pin. This output pin must be enabled by
setting bit MSBOUTEN in the control register to 1.
11
DGND O/P
Separate DGND Connection for Digital Output Buffers. Connect to DGND.
12
INTERRUPT
Digital Input. This pins acts as an interrupt during a frequency sweep. A low to high transition is sampled by the
internal MCLK, which resets internal state machines. This results in the DAC output going to midscale.
13
CTRL
Digital Input. Triple function pin for initialization, start, and external frequency increments. A low-to-high transition,
sampled by the internal MCLK, is used to initialize and start internal state machines, which then execute the pre-
programmed frequency sweep sequence. When in auto-increment mode, a single pulse executes the entire sweep
sequence. When in external increment mode, each frequency increment is triggered by low-to-high transitions.
14
SDATA
Serial Data Input. The 16-bit serial data-word is applied to this input with the register address first followed by the
MSB to LSB of the data.
15
SCLK
Serial Clock Input. Data is clocked into the AD5930 on each falling SCLK edge.
16
FSYNC
Active Low Control Input. This is the frame synchronization signal for the serial data. When FSYNC is taken low,
the internal logic is informed that a new word is being loaded into the device.
17
STANDBY
Active High Digital Input. When this pin is high, the internal MCLK is disabled, and the reference DAC and regulator
are powered down. For optimum power saving, it is recommended to reset the AD5930 before putting it into
standby, as this results in a shutdown current of typically 20 A.
B
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EBC31DCMI-S288 | CONN EDGECARD 62POS .100 EXTEND |
| A3DDB-1618G | IDC CABLE- AKR16B/AE16G/AKR16B |
| A1CXB-3436G | IDC CABLE- AKC34B/AE34G/X |
| GCM18DTBI | CONN EDGECARD 36POS R/A .156 SLD |
| H3CKH-1436G | IDC CABLE - HKC14H/AE14G/HPK14H |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD5932EB | 制造商:Analog Devices 功能描述:EVALUATION BOARD - Bulk |
| EVAL-AD5932EBZ | 功能描述:BOARD EVAL FOR AD5932 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
| EVALAD5933EB | 制造商:AD 制造商全稱:Analog Devices 功能描述:Evaluation Board for the 1 MSPS 12-Bit Impedance Converter Network Analyzer |
| EVAL-AD5933EB | 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk |
| EVAL-AD5933EB-U1 | 制造商:Analog Devices 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。