- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17070 > EVAL-AD5663REBZ (Analog Devices Inc)BOARD EVAL FOR AD5663 PDF資料下載
參數(shù)資料
| 型號： | EVAL-AD5663REBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 16/32頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR AD5663 |
| 產(chǎn)品培訓(xùn)模塊： | DAC Architectures |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | nanoDAC™ |
| DAC 的數(shù)量： | 2 |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 220k |
| 數(shù)據(jù)接口： | 串行 |
| 設(shè)置時間： | 4µs |
| DAC 型： | 電壓 |
| 工作溫度： | -40°C ~ 105°C |
| 已供物品： | 板，CD |
| 已用 IC / 零件： | AD5663 |
| 相關(guān)產(chǎn)品： | AD5663RBCPZ-3R2TR-ND - IC DAC NANO 16BIT DUAL 10-LFCSP AD5663BCPZ-R2TR-ND - IC DAC NANO 16BIT DUAL 10-LFCSP AD5663RBCPZ-3REEL7DKR-ND - IC DAC NANO 16BIT 1.25V 10-LFCSP AD5663BCPZ-REEL7DKR-ND - IC DAC NANO 16BIT DUAL 10-LFCSP AD5663RBCPZ-3REEL7CT-ND - IC DAC NANO 16BIT 1.25V 10-LFCSP AD5663BCPZ-REEL7CT-ND - IC DAC NANO 16BIT DUAL 10-LFCSP AD5663RBRMZ-5-ND - IC DAC NANO 16BIT 2.5V 10-MSOP AD5663RBRMZ-3-ND - IC DAC NANO 16BIT 1.25V 10-MSOP AD5663BRMZ-1-ND - IC DAC NANO 16BIT DUAL 10-MSOP AD5663BRMZ-ND - IC DAC NANO 16BIT DUAL 10-MSOP 更多... |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
Data Sheet
AD5623R/AD5643R/AD5663R
Rev. E | Page 23 of 32
Table 13. 24-Bit Input Shift Register Contents of Power Up/Down Function
MSB
LSB
DB23 to
DB22
DB21
DB20
DB19
DB18
DB17
DB16
DB15 to
DB6
DB5
DB4
DB3
DB2
DB1
DB0
x
1
0
x
PD1
PD0
x
DAC B
DAC A
Don’t
care
Command bits (C2 to C0)
Address bits (A2 to A0)
Don’t care
Don’t
care
Power-down
mode
Don’t care
Power down/Power up
channel selection;
set bit to 1 to select
channel
Table 14. 24-Bit Input Shift Register Contents for LDAC Setup Command
MSB
LSB
DB23 to
DB22
DB21
DB20
DB19
DB110
DB17
DB16
DB15 to DB2
DB1
DB0
x
1
0
x
DAC B
DAC A
Don’t care
Command bits (C2 to C0)
Address bits (A3 to A0)
Don’t care
Set DAC to 0 or 1 for required
mode of operation
LDAC FUNCTION
The AD5623R/AD5643R/AD5663R DACs have double-
buffered interfaces consisting of two banks of registers: input
registers and DAC registers. The input registers are connected
directly to the input shift register, and the digital code is
transferred to the relevant input register on completion of a
valid write sequence. The DAC registers contain the digital code
used by the resistor strings.
Access to the DAC registers is controlled by the LDAC pin.
When the LDAC pin is high, the DAC registers are latched and
the input registers can change state without affecting the
contents of the DAC registers. When LDAC is brought low,
however, the DAC registers become transparent and the
contents of the input registers are transferred to them. The
double-buffered interface is useful if the user requires
simultaneous updating of all DAC outputs. The user can write
to one of the input registers individually and then, by bringing
LDAC low when writing to the other DAC input register, all
outputs will update simultaneously.
These parts each contain an extra feature whereby a DAC
register is not updated unless its input register has been updated
since the last time LDAC was brought low. Normally, when LDAC
is brought low, the DAC registers are filled with the contents of
the input registers. In the case of the AD5623R/AD5643R/
AD5663R, the DAC register updates only if the input register
has changed since the last time the DAC register was updated,
thereby removing unnecessary digital crosstalk.
The outputs of all DACs can be simultaneously updated, using
the hardware LDAC pin.
Synchronous LDAC
The DAC registers are updated after new data is read in on the
falling edge of the 24th SCLK pulse. LDAC can be permanently
low or pulsed as shown in Figure 2.
Asynchronous LDAC
The outputs are not updated at the same time that the input
registers are written to. When LDAC goes low, the DAC
registers are updated with the contents of the input register.
The LDAC register gives the user full flexibility and control over
the hardware LDAC pin. This register allows the user to select
which combination of channels to simultaneously update when
the hardware LDAC pin is executed. Setting the LDAC bit
register to 0 for a DAC channel means that the update of this
channel is controlled by the LDAC pin. If this bit is set to 1, this
channel synchronously updates; that is, the DAC register is
updated after new data is read in, regardless of the state of the
LDAC pin. It effectively sees the LDAC pin as being pulled low.
See Table 15 for the LDAC register mode of operation. This
flexibility is useful in applications where the user wants to
simultaneously update select channels while the rest of the
channels are synchronously updating.
Writing to the DAC using Command 110 loads the 2-bit LDAC
register [DB1:DB0]. The default for each channel is 0; that is,
the LDAC pin works normally. Setting the bits to 1 means the
DAC register is updated, regardless of the state of the LDAC
pin. See Table 14 for contents of the input shift register during
the LDAC register setup command.
Table 15. LDAC Register Mode of Operation
LDAC Bits
(DB1 to DB0)
LDAC Pin
LDAC Operation
0
1/0
Determined by LDAC pin
1
x = don’t care
The DAC registers are updated
after new data is read in on the
falling edge of the 24th SCLK
pulse.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| NRS6010T3R3MMGF | INDUCTOR POWER 3.3UH 1.5A SMD |
| EVAL-AD5390EBZ | BOARD EVALUATION FOR AD5390 |
| MIC2026-1YM TR | IC SW DISTRIBUTION 2CHAN 8SOIC |
| EVAL-AD5680EBZ | BOARD EVAL FOR AD5680 |
| NRS6010T1R5MMGF | INDUCTOR POWER 1.5UH 1.9A SMD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD5664REB | 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad, 12-/14-/16-Bit nanoDACs with 5 ppm/C On-Chip Reference |
| EVAL-AD5664REBZ | 功能描述:BOARD EVALUATION FOR AD5664R RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:nanoDAC™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| EVAL-AD5665REBZ1 | 功能描述:BOARD EVAL FOR AD5665 TSSOP RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| EVAL-AD5665REBZ2 | 功能描述:BOARD EVAL FOR AD5665 LFCSP RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| EVAL-AD5666EB | 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad, 16-Bit DAC with 5 ppm/C On-Chip Reference in 14-Lead TSSOP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。