參數(shù)資料
型號(hào): EVAL-AD5560EBUZ
廠商: Analog Devices Inc
文件頁(yè)數(shù): 43/68頁(yè)
文件大?。?/td> 0K
描述: BOARD EVALUATION FOR AD5560
標(biāo)準(zhǔn)包裝: 1
主要目的: 電源管理,電源監(jiān)控器/跟蹤器/序列發(fā)生器
已用 IC / 零件: AD5560
次要屬性: 串行接口
已供物品:
AD5560
Data Sheet
Rev. D | Page 48 of 68
Table 19. DPS Register 2
Address
Default
Data Bits, MSB First
0x3
0x0000
Bit
Name
Function
15
SF0
System force and sense line addressing, SF0. Bit SF0 addresses each of the different
combinations of switching the system force and sense lines to the force and sense pins at the
DUT.
Guard High-Z
(Bit 7)
SFO
SYS_SENSE Pin
SYS_FORCE Pin
GUARD/SYS_DUTGND Pin
0
Open
Guard
0
1
Sense
Force
Guard
1
0
Open
1
Sense
Force
DUTGND
14
13
12
SR[2:0]
Slew rate control, SR2, SR1, SR0. Selects the slew rate for the main DAC output amp.
SR
Action
0
1 V/μs
1
0.875 V/μs
2
0.75 V/μs
3
0.62 V/μs
4
0.5 V/μs
5
0.43 V/μs
6
0.35 V/μs
7
0.3125 V/μs
11
GPO
General purpose output bit. The GPO bit can be used for any function, such as disconnecting
the decoupling capacitor to help speed up low current testing.
10
9
SLAVE,
GANGIMODE
Ganging multiple devices increases the current drive available. Use these bits to enable
selection of the ganging mode and place the device in slave or master mode. In default
operation, each device is a master (gang of one). Figure 54 shows how the device is configured
in this mode.
SLAVE
Action
0
Master: MASTER_OUT = internally connects to active EXTFORCE1/
EXTFORCE2 output
1
Master: MASTER_OUT = master MI
2
SLAVE FV to EXTFORCE1/EXTFORCE2 connected internally to close the
FVAMP loop
3
SLAVE FI
8
INT10K
Setting this bit high allows the user to connect an internal sense short resistor of 10 kΩ
between the force and the sense lines (closes SW11). This resistor is actually made up of series
4 kΩ resistors followed by a 2 kΩ switch and another 4 kΩ resistor. There is a 10 kΩ resistor that
can be connected between the FORCE and SENSE pins by use of SW11. This 10 kΩ resistor is
intended to maintain a force/sense connection when a DUT is not in place. It is not intended
to be connected when measurements are being made because this defeats the purpose of the
OSD circuit in identifying an open circuit between FORCE and SENSE. In addition, the sense
path has a 2.5 kΩ resistor in series; therefore, if the 10 kΩ switch is closed, errors may become
apparent when in high current ranges.
7
Guard high-Z
Set this bit high to high-Z the guard amplifier. This is required if using the GUARD/
SYS_DUTGND pin in the SYS_DUTGND function.
6:0
Unused
Set to 0.
相關(guān)PDF資料
PDF描述
EVAL-AD5522EBDZ BOARD EVAL FOR 14X14MM AD5522
EVAL-AD5520EBZ BOARD EVAL FOR AD5520
MAX6198AESA+T IC VREF SERIES PREC 4.096V 8SOIC
QPI-5-EVAL1 EVALUATION BOARD FOR QPI-5
H6MMH-4006M DIP CABLE - HDM40H/AE40M/HDM40H
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-AD5570EB 制造商:Analog Devices 功能描述:DEV TOOLS, TRUE ACCURACY, 16BIT 12V/ 15V, SERL INPUT VOLT O - Bulk
EVAL-AD5570EBZ 功能描述:BOARD EVALUATION FOR AD5570 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評(píng)估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率(每秒):- 數(shù)據(jù)接口:串行,SPI? 設(shè)置時(shí)間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
EVAL-AD5570SDZ 功能描述:BOARD EVAL FOR AD5570 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評(píng)估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率(每秒):- 數(shù)據(jù)接口:串行,SPI? 設(shè)置時(shí)間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
EVAL-AD5590EBZ 功能描述:BOARD EVAL FOR AD5590 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標(biāo)準(zhǔn)):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件
EVAL-AD5620EB 制造商:AD 制造商全稱:Analog Devices 功能描述:Single, 12-/14-/16-Bit nanoDAC with 5 ppm/C On-Chip Reference in SOT-23