- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17075 > EVAL-AD5391EBZ (Analog Devices Inc)BOARD EVALUATION FOR AD5391 PDF資料下載
參數(shù)資料
| 型號： | EVAL-AD5391EBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 30/44頁 |
| 文件大小： | 0K |
| 描述： | BOARD EVALUATION FOR AD5391 |
| 產品培訓模塊： | DAC Architectures |
| 標準包裝： | 1 |
| DAC 的數(shù)量： | 16 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 167k |
| 數(shù)據(jù)接口： | 串行 |
| 設置時間： | 6µs |
| DAC 型： | 電壓 |
| 工作溫度： | -40°C ~ 85°C |
| 已供物品： | 板，CD |
| 已用 IC / 零件： | AD5391 |
| 相關產品： | AD5391BSTZ-5-ND - IC DAC 12BIT 16CHAN 3V 52LQFP AD5391BSTZ-3-ND - IC DAC 12BIT 16CHAN 3V 52LQFP AD5391BCPZ-5-REEL7-ND - IC DAC 12BIT 16CHAN 5V 64LFCSP AD5391BCPZ-5-REEL-ND - IC DAC 12BIT 16CHAN 5V 64-LFCSP AD5391BCPZ-3-ND - IC DAC 12BIT I2C 16CH 3V 64LFCSP AD5391BCPZ-5-ND - IC DAC 12BIT 16CH 5V 64-LFCSP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當前第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
AD5390/AD5391/AD5392
Data Sheet
Rev. E | Page 36 of 44
AD539x to PIC16C6x/7x
The PIC16C6x/7x synchronous serial port (SSP) is configured
as an SPI master with the clock polarity bit = 0. This is done
by writing to the synchronous serial port control register
(SSPCON)—see the PIC16/17 Microcontroller User Manual.
In Figure 38, I/O port RA1 is used to pulse SYNC and enable
the serial port of the AD539x. This microcontroller transfers
only eight bits of data during each serial transfer operation;
therefore, three consecutive read/write operations are needed,
depending on the mode. Figure 38 shows the connection
diagram.
DVDD
PIC16C6x/7x
AD539x
RESET
SDO
SDI/RC4
DIN
SDO/RC5
SCLK
SCK/RC3
RA1
SYNC
SPI/I2C
03
77
3-
0
27
Figure 38. AD539x to PIC16C6x/7x Interface
AD539x to 8051
The AD539x requires a clock synchronized to the serial data.
The 8051 serial interface must, therefore, be operated in Mode 0.
In this mode, serial data enters and exits through RxD and a
shift clock is output on TxD. Figure 39 shows how the 8051 is
connected to the AD539x. Because the AD539x shifts data out
on the rising edge of the shift clock and latches data in on the
falling edge, the shift clock must be inverted. The AD539x
requires its data with the MSB first. Because the 8051 outputs
the LSB first, the transmit routine must take this into account.
DVDD
8xC51
SDO
DIN
AD539x
RESET
RxD
SCLK
TxD
P1.1
SYNC
SPI/I2C
0
37
73
-0
28
Figure 39. AD539x to 8051 Interface
AD539x to ADSP2101
Figure 40 shows a serial interface between the AD539x and
the SPORT transmit alternate framing mode. The ADSP2101
SPORT is programmed through the SPORT control register and
should be configured as follows: internal clock operation, active
low framing, and 16-bit word length. Transmission is initiated
by writing a word to the Tx register after the SPORT has been
enabled.
DVDD
ADSP2101
AD539x
RESET
DIN
DT
SDO
DR
SCLK
SCK
TFS
RFS
SYNC
SPI/I2C
0
3
773-
029
Figure 40. AD539x to ADSP2101 Interface
相關PDF資料 |
PDF描述 |
|---|---|
| EMA10DTBH | CONN EDGECARD 20POS R/A .125 SLD |
| EVAL-AD5372EBZ | BOARD EVAL FOR AD5372 |
| EVAL-AD5361EBZ | BOARD EVAL FOR AD5361 |
| V300C2E50BF3 | CONVERTER MOD DC/DC 2V 50W |
| 0210490910 | CABLE JUMPER 1.25MM .178M 21POS |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD5392EB | 制造商:Analog Devices 功能描述:EVAL BD FOR 8-/16CH, 3V/5 V, SERL INPUT, SGL-SUPPLY,12-/14BI - Bulk |
| EVAL-AD5392EBZ | 功能描述:BOARD EVAL FOR AD5392 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉換器 (DAC) 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| EVAL-AD5398AEBZ | 制造商:AD 制造商全稱:Analog Devices 功能描述:120 mA, Current Sinking, 10-Bit, I2C DAC |
| EVAL-AD5398EB | 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk 制造商:Rochester Electronics LLC 功能描述: |
| EVAL-AD5398EBZ | 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。