- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17075 > EVAL-AD5391EBZ (Analog Devices Inc)BOARD EVALUATION FOR AD5391 PDF資料下載
參數(shù)資料
| 型號： | EVAL-AD5391EBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 24/44頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVALUATION FOR AD5391 |
| 產(chǎn)品培訓(xùn)模塊： | DAC Architectures |
| 標(biāo)準(zhǔn)包裝： | 1 |
| DAC 的數(shù)量： | 16 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 167k |
| 數(shù)據(jù)接口： | 串行 |
| 設(shè)置時間： | 6µs |
| DAC 型： | 電壓 |
| 工作溫度： | -40°C ~ 85°C |
| 已供物品： | 板，CD |
| 已用 IC / 零件： | AD5391 |
| 相關(guān)產(chǎn)品： | AD5391BSTZ-5-ND - IC DAC 12BIT 16CHAN 3V 52LQFP AD5391BSTZ-3-ND - IC DAC 12BIT 16CHAN 3V 52LQFP AD5391BCPZ-5-REEL7-ND - IC DAC 12BIT 16CHAN 5V 64LFCSP AD5391BCPZ-5-REEL-ND - IC DAC 12BIT 16CHAN 5V 64-LFCSP AD5391BCPZ-3-ND - IC DAC 12BIT I2C 16CH 3V 64LFCSP AD5391BCPZ-5-ND - IC DAC 12BIT 16CH 5V 64-LFCSP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當(dāng)前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
AD5390/AD5391/AD5392
Data Sheet
Rev. E | Page 30 of 44
2-BYTE MODE
The 2-byte mode lets the user update channels sequentially
following initialization of this mode. The device address byte is
required only once and the address pointer is configured for
autoincrement or burst mode.
The user must begin with an address byte (R/W = 0), after
which the DAC acknowledges that it is prepared to receive data
by pulling SDA low. The address byte is followed by a specific
pointer byte (0xFF), which initiates the burst mode of opera-
tion. The address pointer initializes to Channel 0 and the data
following the pointer is loaded to Channel 0. The address
pointer automatically increments to the next address.
The REG0 and REG1 bits in the data byte determine the register
to be updated. In this mode, following the initialization, only
the two data bytes are required to update a channel. The
channel address automatically increments from Address 0 to
the final address and then returns to the normal 3-byte mode
of operation. This mode allows transmission of data to all
channels in one block and reduces the software overhead in
configuring all channels. A STOP condition at any time exits
this mode. Toggle mode of operation is not supported in
2-byte mode. Figure 36 shows a typical configuration.
REG0
MSB
LSB
REG1
1
0
A7 = 1 A6 = 1 A5 = 1 A4 = 1 A3 = 1 A2 = 1 A1 = 1 A0 = 1
1
AD1
AD0
R/W
SCL
SDA
SCL
SDA
SCL
SDA
SCL
SDA
START
CONDITION
BY
MASTER
ACK
BY
CONVERTER
ACK
BY
CONVERTER
ADDRESS BYTE
POINTER BYTE
CHANNEL 1 DATA
CHANNEL 0 DATA
CHANNEL N DATA FOLLOWED BY STOP
MSB
ACK
BY
CONVERTER
ACK
BY
CONVERTER
MOST SIGNIFICANT DATA BYTE
LEAST SIGNIFICANT DATA BYTE
REG0
MSB
LSB
REG1
ACK
BY
CONVERTER
ACK
BY
CONVERTER
MOST SIGNIFICANT DATA BYTE
LEAST SIGNIFICANT DATA BYTE
REG0
MSB
LSB
REG1
ACK
BY
CONVERTER
ACK
BY
CONVERTER
STOP
CONDITION
BY
MASTER
MOST SIGNIFICANT DATA BYTE
LEAST SIGNIFICANT DATA BYTE
03773-
025
Figure 36. 2-Byte Mode I2C Write Operation
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EMA10DTBH | CONN EDGECARD 20POS R/A .125 SLD |
| EVAL-AD5372EBZ | BOARD EVAL FOR AD5372 |
| EVAL-AD5361EBZ | BOARD EVAL FOR AD5361 |
| V300C2E50BF3 | CONVERTER MOD DC/DC 2V 50W |
| 0210490910 | CABLE JUMPER 1.25MM .178M 21POS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD5392EB | 制造商:Analog Devices 功能描述:EVAL BD FOR 8-/16CH, 3V/5 V, SERL INPUT, SGL-SUPPLY,12-/14BI - Bulk |
| EVAL-AD5392EBZ | 功能描述:BOARD EVAL FOR AD5392 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| EVAL-AD5398AEBZ | 制造商:AD 制造商全稱:Analog Devices 功能描述:120 mA, Current Sinking, 10-Bit, I2C DAC |
| EVAL-AD5398EB | 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk 制造商:Rochester Electronics LLC 功能描述: |
| EVAL-AD5398EBZ | 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。