參數(shù)資料
型號： EVAL-AD1940MINIBZ
廠商： Analog Devices Inc
文件頁數(shù)： 25/36頁
文件大?。?/td> 0K
描述： BOARD EVAL AD1940 MINI SIGMADSP
標(biāo)準(zhǔn)包裝： 1
系列： SigmaDSP®
主要目的： 音頻，音頻處理
嵌入式： 是，DSP
已用 IC / 零件： AD1940
主要屬性： 單芯片多通道 28/56 位音頻 DSP
次要屬性： 均衡，交叉，低音增強，多頻帶動態(tài)處理，延遲等
已供物品： 板，線纜，CD，電源，USB 適配器
產(chǎn)品目錄頁面： 775 (CN2011-ZH PDF)
相關(guān)產(chǎn)品： AD1940YSTZ-ND - IC DSP AUDIO 16CH/28BIT 48-LQFP
AD1940YSTZRL-ND - IC DSP AUDIO 16CH/28BIT 48-LQFP
AD1940/AD1941
Rev. B | Page 31 of 3
6
BCLK Polarity (Bit 3)
This bit controls on which edge of the bit clock the input data
changes, and on which edge it is clocked. Data changes on the
falling edge of BCLK_IN when this bit is set to 0, and on the
rising edge when this bit is set at 1.
Serial Input Mode (Bits 2:0)
These two bits control the data format that the input port
expects to receive. Bits 3 and 4 of this control register override
the settings in Bits 2:0, so all four bits must be changed together
for proper operation in some modes. The clock diagrams for
these modes are shown in Figure 23, Figure 24, and Figure 25.
Note that for left-justified and right-justified modes the LRCLK
polarity is high, then low, which is opposite from the default
setting of Bit 4.
When these bits are set to accept a TDM input, the AD1940/
AD1941’s data starts after the edge defined by Bit 4. Figure 26
shows an 8-channel TDM stream with a high-to-low triggered
LRCLK and data changing on the falling edge of the BCLK. The
AD1940/AD1941 expects the MSB of each data slot delayed by
one BCLK from the beginning of the slot, just like in the stereo
I2S format. In 8-channel TDM mode, Channels 0 to 3 are in the
first half of the frame, and Channels 4 to 7 are in the second
half. When in 16-channel TDM mode, the first half-frame holds
Channels 0 to 7, and the second half-frame holds Channels 8 to
15. Figure 26 shows just one of the formats in which the
AD1940/AD1941 can operate in TDM mode. Please refer to the
Serial Data Input/Output Ports section for a more complete
description of the modes of operation. Figure 27 shows an
example of a TDM stream running with a pulse word clock,
which would be used to interface to ADI codecs in their
auxiliary mode. To work in this mode on either the input or
output serial ports, the AD1940/AD1941 should be set to frame
beginning on the rising edge of LRCLK, data changing on the
falling edge of BCLK, and MSB position delayed from the start
of the word clock by one BCLK.
Table 37 explains the clock settings for each of these formats.
LRCLK
BCLK
SDATA
MSB
LEFT CHANNEL
LSB
MSB
RIGHT CHANNEL
LSB
1 /FS
04607-0-023
Figure 23. I2S Mode—16 to 24 Bits per Channel
LRCLK
BCLK
SDATA
LEFT CHANNEL
MSB
LSB
MSB
RIGHT CHANNEL
LSB
1 /FS
04607-0-024
Figure 24. Left-Justified Mode—16 to 24 Bits per Channel
LRCLK
BCLK
SDATA
LEFT CHANNEL
MSB
LSB
MSB
RIGHT CHANNEL
LSB
1 /FS
04607-0-025
Figure 25. Right-Justified Mode—16 to 24 Bits per Channel
相關(guān)PDF資料
PDF描述
ADN8830ACPZ IC CTRLR THERMO COOLER 32-LFCSP
MAX674CSA+T IC VREF SERIES PREC 10V 8-SOIC
RSC06DRXN-S734 CONN EDGECARD 12POS DIP .100 SLD
SDR1006-100ML INDUCTOR POWER 10UH 2.6A SMD
AD9520-4/PCBZ BOARD EVAL FOR AD9520-4
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-AD1941EB 制造商:Analog Devices 功能描述:EVAL BD SIGMADSPMULTICHANAUDIO PROCESSOR - Bulk
EVAL-AD1953EB 制造商:Analog Devices 功能描述:EVAL BRD FOR 3 CH 24 BIT SIG-PROCESS DAC - Bulk 制造商:Analog Devices 功能描述:EVALUATION KIT ((NS))
EVAL-AD1953EBZ 制造商:Analog Devices 功能描述:EVAL BRD FOR 3 CH 24 BIT SIG-PROCESS DAC - Bulk
EVAL-AD1954EB 制造商:Rochester Electronics LLC 功能描述:EVAL BRD FOR 3 CH 24 BIT SIG-PROCESS DAC - Bulk 制造商:Analog Devices 功能描述:
EVAL-AD1955EB 制造商:Analog Devices 功能描述:Evaluation Board For AD1955 制造商:Analog Devices 功能描述:EVAL BOARD FOR 24 BIT 192KHZ DAC 120 DB - Bulk 制造商:Rochester Electronics LLC 功能描述:EVAL BOARD FOR 24 BIT 192KHZ DAC 120 DB - Bulk
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*