- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16561 > EV-ADF4360-9EB1Z (Analog Devices Inc)BOARD EVAL FOR ADF4360-9 PDF資料下載
參數(shù)資料
| 型號(hào)： | EV-ADF4360-9EB1Z |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 9/24頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR ADF4360-9 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 主要目的： | 計(jì)時(shí)，頻率合成器 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | ADF4360-9 |
| 主要屬性： | 帶 VCO 的單路整數(shù)-N PLL |
| 次要屬性： | 360MHz，1.6MHz PFD |
| 已供物品： | 板，纜線，CD |
Data Sheet
ADF4360-9
Rev. C | Page 17 of 24
POWER-UP
Power-Up Sequence
The correct programming sequence for the ADF4360-9 after
power-up is as follows:
1. R Counter Latch
2. Control Latch
3. N Counter Latch
Initial Power-Up
Initial power-up refers to programming the part after the
application of voltage to the AVDD, DVDD, and VVCO pins. On
initial power-up, an interval is required between programming
the control latch and programming the N counter latch. This
interval is necessary to allow the transient behavior of the
ADF4360-9 during initial power-up to settle.
During initial power-up, a write to the control latch powers up
the part, and the bias currents of the VCO begin to settle. If
these currents have not settled to within 10% of their steady-
state value, and if the N counter latch is then programmed, the
VCO may not oscillate at the desired frequency, which does not
allow the band select logic to choose the correct frequency
band, and the ADF4360-9 may not achieve lock. If the
recommended interval is inserted, and the N counter latch is
programmed, the band select logic can choose the correct
frequency band, and the part locks to the correct frequency.
The duration of this interval is affected by the value of the
capacitor on the CN pin (Pin 14). This capacitor is used to
reduce the close-in noise of the ADF4360-9 VCO. The
recommended value of this capacitor is 10 F. Using this
value requires an interval of ≥15 ms between the latching in
of the control latch bits and latching in of the N counter latch
bits. If a shorter delay is required, the capacitor can be reduced.
A slight phase noise penalty is incurred by this change, which is
further explained in Table 6.
Table 6. CN Capacitance vs. Interval and Phase Noise
CN Value
Recommended Interval Between
Control Latch and N Counter Latch
Open-Loop Phase Noise @ 10 kHz Offset
L1 and L2 = 18.0 nH
L1 and L2 = 110.0 nH
L1 and L2 = 560.0 nH
10 F
≥15 ms
100 dBc/Hz
97 dBc/Hz
99 dBc/Hz
440 nF
≥600 s
99 dBc/Hz
96 dBc/Hz
98 dBc/Hz
CLK
POWER-UP
DATA
LE
R COUNTER
LATCH DATA
CONTROL
LATCH DATA
N COUNTER
LATCH DATA
REQUIRED INTERVAL
CONTROL LATCH WRITE TO
N COUNTER LATCH WRITE
07139-
033
Figure 26. Power-Up Timing
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| A6MMS-2636G | IDC CABLE - ADM26S/AE26G/ADM26S |
| M2MXH-1440K | IDC CABLE - MDM14H/MC14F/X |
| H3DWH-2618M | IDC CABLE - HKR26H/AE26M/HPL26H |
| EV-ADF4360-0EB1Z | BOARD EVAL FOR ADF4360-0 |
| H3DKH-2618M | IDC CABLE - HKR26H/AE26M/HPK26H |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EV-ADF4602EB3ZTST | 制造商:Analog Devices 功能描述:BASEBAND ADAPTER BOARD - Boxed Product (Development Kits) |
| EV-ADUCRF101MK1Z | 制造商:Analog Devices 功能描述:EVALUATION BOARD WITH USB - Boxed Product (Development Kits) |
| EV-ADUCRF101MK1ZU1 | 制造商:Analog Devices 功能描述:DEVELOPMENT TOOL - Boxed Product (Development Kits) |
| EV-ADUCRF101MK3ZU1 | 制造商:Analog Devices 功能描述:EVALUATION BOARD - Boxed Product (Development Kits) |
| EVA-EC-DASHBOARD-001 | 制造商:Renesas Electronics Corporation 功能描述:78K0 REF BD 78K0/DF2 MCU 制造商:Renesas Electronics Corporation 功能描述:EVA-EC-DASHBOARD-001 - Boxed Product (Development Kits) 制造商:Renesas Electronics Corporation 功能描述:EVALUATION BOARD |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。