參數(shù)資料
型號(hào): EV-ADF4360-9EB1Z
廠商: Analog Devices Inc
文件頁(yè)數(shù): 3/24頁(yè)
文件大?。?/td> 0K
描述: BOARD EVAL FOR ADF4360-9
標(biāo)準(zhǔn)包裝: 1
主要目的: 計(jì)時(shí),頻率合成器
嵌入式:
已用 IC / 零件: ADF4360-9
主要屬性: 帶 VCO 的單路整數(shù)-N PLL
次要屬性: 360MHz,1.6MHz PFD
已供物品: 板,纜線,CD
Data Sheet
ADF4360-9
Rev. C | Page 11 of 24
The truth table for these bits is shown in Table 5. Figure 22
shows a summary of how the latches are programmed. Note
that the test modes latch is used for factory testing and should
not be programmed by the user.
Table 5. C2 and C1 Truth Table
Control Bits
Data Latch
C2
C1
0
Control
0
1
R Counter
1
0
N Counter (B)
1
Test Modes
VCO
The VCO core in the ADF4360 family uses eight overlapping
bands, as shown in Figure 18, to allow a wide frequency range
to be covered without a large VCO sensitivity (KV) and resultant
poor phase noise and spurious performance.
The correct band is chosen automatically by the band select
logic at power-up or whenever the N counter latch is updated.
It is important that the correct write sequence be followed at
power-up. The correct write sequence is as follows:
1. R Counter Latch
2. Control Latch
3. N Counter Latch
During band selection, which takes five PFD cycles, the VCO
VTUNE is disconnected from the output of the loop filter and
connected to an internal reference voltage.
0
1.0
0.5
2.5
2.0
1.5
3.5
3.0
80
85
90
100
95
105
115
110
FREQUENCY (MHz)
V
T
UNE
(V)
07139-
019
Figure 18. VTUNE, ADF4360-9, L1 and L2 = 270 nH vs. Frequency
The R counter output is used as the clock for the band select
logic and should not exceed 1 MHz. A programmable divider is
provided at the R counter input to allow division by 1, 2, 4, or 8
and is controlled by the BSC1 bit and the BSC2 bit in the R counter
latch. Where the required PFD frequency exceeds 1 MHz, the
divide ratio should be set to allow enough time for correct band
selection. For many applications, it is usually best to set this to 8.
After band selection, normal PLL action resumes. The value of
KV is determined by the value of the inductors used (see the
family contains linearization circuitry to minimize any variation
of the product of ICP and KV.
The operating current in the VCO core is programmable in four
steps: 2.5 mA, 5 mA, 7.5 mA, and 10 mA. This is controlled by
the PC1 bit and the PC2 bit in the control latch.
It is strongly recommended that only the 5 mA setting be used.
However, in applications requiring a low VCO frequency, the
high temperature coefficient of some inductors may lead to the
VCO tuning voltage varying as temperature changes. The 7.5 mA
VCO core power setting shows less tuning voltage variation over
temperature in these applications and can be used, provided that
240 resistors are used in parallel with Pin 9 and Pin 10, instead of
the default 470 .
相關(guān)PDF資料
PDF描述
A6MMS-2636G IDC CABLE - ADM26S/AE26G/ADM26S
M2MXH-1440K IDC CABLE - MDM14H/MC14F/X
H3DWH-2618M IDC CABLE - HKR26H/AE26M/HPL26H
EV-ADF4360-0EB1Z BOARD EVAL FOR ADF4360-0
H3DKH-2618M IDC CABLE - HKR26H/AE26M/HPK26H
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EV-ADF4602EB3ZTST 制造商:Analog Devices 功能描述:BASEBAND ADAPTER BOARD - Boxed Product (Development Kits)
EV-ADUCRF101MK1Z 制造商:Analog Devices 功能描述:EVALUATION BOARD WITH USB - Boxed Product (Development Kits)
EV-ADUCRF101MK1ZU1 制造商:Analog Devices 功能描述:DEVELOPMENT TOOL - Boxed Product (Development Kits)
EV-ADUCRF101MK3ZU1 制造商:Analog Devices 功能描述:EVALUATION BOARD - Boxed Product (Development Kits)
EVA-EC-DASHBOARD-001 制造商:Renesas Electronics Corporation 功能描述:78K0 REF BD 78K0/DF2 MCU 制造商:Renesas Electronics Corporation 功能描述:EVA-EC-DASHBOARD-001 - Boxed Product (Development Kits) 制造商:Renesas Electronics Corporation 功能描述:EVALUATION BOARD