
30
Altera Corporation
MAX 7000A Programmable Logic Device Data Sheet
Tables 14 through
27 show EPM7032AE, EPM7064AE, EPM7128AE,
EPM7256AE, EPM7512AE, EPM7128A, and EPM7256A timing
information.
Table 14. EPM7032AE External Timing Parameters
Symbol
Parameter
Conditions
Speed Grade
Unit
-4
-7
-10
Min
Max
Min
Max
Min
Max
tPD1
Input to non-registered
output
4.5
7.5
10
ns
tPD2
I/O input to non-registered
output
4.5
7.5
10
ns
tSU
Global clock setup time
2.9
4.7
6.3
ns
tH
Global clock hold time
0.0
ns
tFSU
Global clock setup time of
fast input
2.5
3.0
ns
tFH
Global clock hold time of
fast input
0.0
ns
tCO1
Global clock to output delay C1 = 35 pF
1.0
3.0
1.0
5.0
1.0
6.7
ns
tCH
Global clock high time
2.0
3.0
4.0
ns
tCL
Global clock low time
2.0
3.0
4.0
ns
tASU
Array clock setup time
1.6
2.5
3.6
ns
tAH
Array clock hold time
0.3
0.5
ns
tACO1
Array clock to output delay
1.0
4.3
1.0
7.2
1.0
9.4
ns
tACH
Array clock high time
2.0
3.0
4.0
ns
tACL
Array clock low time
2.0
3.0
4.0
ns
tCPPW
Minimum pulse width for
clear and preset
2.0
3.0
4.0
ns
tCNT
Minimum global clock
period
4.4
7.2
9.7
ns
fCNT
Maximum internal global
clock frequency
227.3
138.9
103.1
MHz
tACNT
Minimum array clock period
(2)4.4
7.2
9.7
ns
fACNT
Maximum internal array
clock frequency
227.3
138.9
103.1
MHz