參數(shù)資料
型號(hào)： EPM7032AETC44-7
英文描述： Eval Board for ISL9200 Charging System Safety Circuit
文件頁(yè)數(shù)： 12/60頁(yè)
文件大?。?/td> 1041K
代理商： EPM7032AETC44-7
2
Altera Corporation
MAX 7000A Programmable Logic Device Data Sheet
...and More
Features
I
4.5-ns pin-to-pin logic delays with counter frequencies of up to
227.3 MHz
I
MultiVoltTM I/O interface enables device core to run at 3.3 V, while
I/O pins are compatible with 5.0-V, 3.3-V, and 2.5-V logic levels
I
Pin counts ranging from 44 to 256 in a variety of thin quad flat pack
(TQFP), plastic quad flat pack (PQFP), ball-grid array (BGA), space-
saving FineLine BGATM, and plastic J-lead chip carrier (PLCC)
packages
I
Supports hot-socketing in MAX 7000AE devices
I
Programmable interconnect array (PIA) continuous routing structure
for fast, predictable performance
I
PCI-compatible
I
Bus-friendly architecture, including programmable slew-rate control
I
Open-drain output option
I
Programmable macrocell registers with individual clear, preset,
clock, and clock enable controls
I
Programmable power-up states for macrocell registers in
MAX 7000AE devices
I
Programmable power-saving mode for 50% or greater power
reduction in each macrocell
I
Configurable expander product-term distribution, allowing up to
32 product terms per macrocell
I
Programmable security bit for protection of proprietary designs
I
6 to 10 pin- or logic-driven output enable signals
I
Two global clock signals with optional inversion
I
Enhanced interconnect resources for improved routability
I
Fast input setup times provided by a dedicated path from I/O pin to
macrocell registers
I
Programmable output slew-rate control
I
Programmable ground pins
I
Software design support and automatic place-and-route provided by
Altera’s development systems for Windows-based PCs and Sun
SPARCstation, and HP 9000 Series 700/800 workstations
I
Additional design entry and simulation support provided by EDIF
2 0 0 and 3 0 0 netlist files, library of parameterized modules (LPM),
Verilog HDL, VHDL, and other interfaces to popular EDA tools from
manufacturers such as Cadence, Exemplar Logic, Mentor Graphics,
OrCAD, Synopsys, Synplicity, and VeriBest
I
Programming support with Altera’s Master Programming Unit
(MPU), MasterBlasterTM serial/universal serial bus (USB)
communications cable, ByteBlasterMVTM parallel port download
cable, and BitBlasterTM serial download cable, as well as
programming hardware from third-party manufacturers and any
JamTM STAPL File (.jam), Jam Byte-Code File (.jbc), or Serial Vector
Format File- (.svf) capable in-circuit tester
相關(guān)PDF資料
PDF描述
EPM7032AETI44-7
EPM7128AEFC256-5
EPM7128AEFC256-7
EPM7128AEFI100-7
EPM7128AELC84-10
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EPM7032AETC447N 制造商:Altera Corporation 功能描述:
EPM7032AETC44-7N 功能描述:CPLD - 復(fù)雜可編程邏輯器件 CPLD - MAX 7000 32 Macro 36 IOs RoHS:否 制造商:Lattice 系列: 存儲(chǔ)類(lèi)型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
EPM7032AETI100-7 制造商:ALTERA 制造商全稱(chēng):Altera Corporation 功能描述:High-performance 3.3-V EEPROM-based programmable logic devices (PLDs) built on second-generation Multiple Array MatriX
EPM7032AETI44-5 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Electrically-Erasable Complex PLD
EPM7032AETI44-7 功能描述:CPLD - 復(fù)雜可編程邏輯器件 CPLD - MAX 7000 32 Macro 36 IOs RoHS:否 制造商:Lattice 系列: 存儲(chǔ)類(lèi)型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*