- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄19526 > EPM3512AQI208-10N (Altera)IC MAX 3000A CPLD 512 208-PQFP PDF資料下載
參數(shù)資料
| 型號： | EPM3512AQI208-10N |
| 廠商： | Altera |
| 文件頁數(shù)： | 6/46頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MAX 3000A CPLD 512 208-PQFP |
| 標準包裝： | 72 |
| 系列： | MAX® 3000A |
| 可編程類型： | 系統(tǒng)內可編程 |
| 最大延遲時間 tpd(1)： | 10.0ns |
| 電壓電源 - 內部： | 3 V ~ 3.6 V |
| 邏輯元件/邏輯塊數(shù)目： | 32 |
| 宏單元數(shù)： | 512 |
| 門數(shù)： | 10000 |
| 輸入/輸出數(shù)： | 172 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 208-BFQFP |
| 供應商設備封裝： | 208-PQFP（28x28） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁當前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁
14
Altera Corporation
MAX 3000A Programmable Logic Device Family Data Sheet
Programming Sequence
During in-system programming, instructions, addresses, and data are
shifted into the MAX 3000A device through the TDI input pin. Data is
shifted out through the TDO output pin and compared against the
expected data.
Programming a pattern into the device requires the following six ISP
stages. A stand-alone verification of a programmed pattern involves only
stages 1, 2, 5, and 6.
1.
Enter ISP. The enter ISP stage ensures that the I/O pins transition
smoothly from user mode to ISP mode. The enter ISP stage requires
1ms.
2.
Check ID. Before any program or verify process, the silicon ID is
checked. The time required to read this silicon ID is relatively small
compared to the overall programming time.
3.
Bulk Erase. Erasing the device in-system involves shifting in the
instructions to erase the device and applying one erase pulse of
100 ms.
4.
Program. Programming the device in-system involves shifting in the
address and data and then applying the programming pulse to
program the EEPROM cells. This process is repeated for each
EEPROM address.
5.
Verify. Verifying an Altera device in-system involves shifting in
addresses, applying the read pulse to verify the EEPROM cells, and
shifting out the data for comparison. This process is repeated for
each EEPROM address.
6.
Exit ISP. An exit ISP stage ensures that the I/O pins transition
smoothly from ISP mode to user mode. The exit ISP stage requires
1ms.
Programming Times
The time required to implement each of the six programming stages can
be broken into the following two elements:
■
A pulse time to erase, program, or read the EEPROM cells.
■
A shifting time based on the test clock (TCK) frequency and the
number of TCK cycles to shift instructions, address, and data into the
device.
相關PDF資料 |
PDF描述 |
|---|---|
| VE-B0F-CX-B1 | CONVERTER MOD DC/DC 72V 75W |
| VI-B0B-CY-F3 | CONVERTER MOD DC/DC 95V 50W |
| EBC05DREN-S13 | CONN EDGECARD 10POS .100 EXTEND |
| RS3-123.3D | CONV DC/DC 3W 9-18VIN +/-3.3VOUT |
| EBC05DREH-S13 | CONN EDGECARD 10POS .100 EXTEND |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| EPM3512ATC100-5N | 制造商:ALTERA 制造商全稱:Altera Corporation 功能描述:Higha??performance, lowa??cost CMOS EEPROMa??based programmable |
| EPM-3790 | 制造商:HOYT ELECTRICAL INSTRUMENT 功能描述:DIGITAL POTENTIOMETER LARGE 4 DIGITS DISPLAY |
| EPM37901005 | 制造商:HOYT ELECTRICAL INSTRUMENT WOR 功能描述:POTENTIOMETER; DIGITAL; 100-240VAC; 50/60HZ; 0-2 TO 20M ADC OUTPUT |
| EPM37902004 | 制造商:HOYT ELECTRICAL INSTRUMENT WOR 功能描述:POTENTIOMETER; DIGITAL; 24VAC/DC; 0-4 TOM ADC OUTPUT |
| EPM37902005 | 制造商:HOYT ELECTRICAL INSTRUMENT WOR 功能描述:POTENTIOMETER; DIGITAL; 24VAC/DC; 0-2 TOM ADC OUTPUT |
發(fā)布緊急采購，3分鐘左右您將得到回復。