參數(shù)資料
型號(hào): EP9302-IQZ
廠商: Cirrus Logic, Inc.
英文描述: High-speed ARM9 System-on-chip Processor with MaverickCrunch
中文描述: 高速ARM9的系統(tǒng)級(jí)芯片處理器MaverickCrunch
文件頁數(shù): 23/42頁
文件大?。?/td> 302K
代理商: EP9302-IQZ
DS653PP3
Copyright 2005 Cirrus Logic (All Rights Reserved)
23
EP9302
High-speed ARM9 System-on-chip Processor with MaverickCrunch
Static Memory Burst Write Cycle
Note:
These characteristics are valid when the Page Mode Enable (Burst Mode) bit is set. See the User's Guide for details.
Parameter
Symbol
Min
Typ
Max
Unit
AD setup to WRn assert time
t
ADs
t
HCLK
3
t
HCLK
×
2
ns
AD hold from WRn deassert time
t
ADh
ns
WRN/DQMn deassert to AD transition time
t
ADd
t
HCLK
+ 6
ns
CSn hold from WRn deassert time
t
CSh
7
ns
CSn to WRn assert delay time
t
WRd
2
ns
CSn to DQMn assert delay time
t
DQMd
1
ns
DQMn assert time
t
DQpwL
t
HCLK
×
(WST1 + 1)
ns
DQMn deassert time
t
DQpwH
(t
HCLK
×
2) + 14
ns
WRn assert time
t
WRpwL
t
HCLK
×
(WST1 + 11)
ns
WRn deassert time
t
WRpwH
(t
HCLK
×
2) + 7
ns
WRn/DQMn deassert to DA transition time
t
DAh
t
HCLK
ns
WRn/DQMn assert to DA valid time
t
DAv
8
ns
Figure 11. Static Memory Burst Write Cycle Timing Measurement
AD
CSn
WRn
RD
DQMn
DA
WAIT
t
ADs
t
ADd
t
WRpwL
t
DQpwL
t
DQpwH
t
WRpwH
t
DAv
t
DAh
t
WRd
t
DQMd
t
CSh
t
ADh
相關(guān)PDF資料
PDF描述
EP9307 ARM9 SOC WITH ETHERNET USB DISPLAY AND TOUCHSCREEN
EP9307-CR ARM9 SOC WITH ETHERNET USB DISPLAY AND TOUCHSCREEN
EP9307-CRZ ARM9 SOC WITH ETHERNET USB DISPLAY AND TOUCHSCREEN
EP9307-ERZ ARM9 SOC WITH ETHERNET USB DISPLAY AND TOUCHSCREEN
EP9307-IR ARM9 SOC WITH ETHERNET USB DISPLAY AND TOUCHSCREEN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EP9303 制造商:PCA 制造商全稱:PCA ELECTRONICS INC. 功能描述:14 Pin DIP 5 Tap Low-Profile TTL Compatible Active Delay Lines
EP9303-CQZ 制造商:Cirrus Logic 功能描述:
EP9304 制造商:PCA 制造商全稱:PCA ELECTRONICS INC. 功能描述:14 Pin DIP 5 Tap Low-Profile TTL Compatible Active Delay Lines
EP9305 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DELAY LINE|FIXED TAPS|1-LINE|5-TAP|HYBRID|DIP|14PIN|PLASTIC
EP9306 制造商:PCA 制造商全稱:PCA ELECTRONICS INC. 功能描述:14 Pin DIP 5 Tap Low-Profile TTL Compatible Active Delay Lines