參數(shù)資料
型號(hào): EP9302-IQZ
廠商: Cirrus Logic, Inc.
英文描述: High-speed ARM9 System-on-chip Processor with MaverickCrunch
中文描述: 高速ARM9的系統(tǒng)級(jí)芯片處理器MaverickCrunch
文件頁(yè)數(shù): 21/42頁(yè)
文件大?。?/td> 302K
代理商: EP9302-IQZ
DS653PP3
Copyright 2005 Cirrus Logic (All Rights Reserved)
21
EP9302
High-speed ARM9 System-on-chip Processor with MaverickCrunch
Static Memory 32-bit Write on 16-bit External Bus
Parameter
Symbol
Min
Typ
Max
Unit
AD setup to WRn assert time
t
ADs
t
HCLK
– 3
-
-
ns
WRn/DQMn deassert to AD transition time
t
ADd
-
-
t
HCLK
+ 6
ns
AD hold from WRn deassert time
t
ADh
t
HCLK
× 2
-
-
ns
CSn hold from WRn deassert time
t
CSh
7
-
-
ns
CSn to WRn assert delay time
t
WRd
-
-
2
ns
WRn assert time
t
WRpwL
-
t
HCLK
× (WST1 + 1)
-
ns
WRn deassert time
t
WRpwH
-
-
(t
HCLK
× 2) + 14
ns
CSn to DQMn assert delay time
t
DQMd
-
-
1
ns
DQMn assert time
t
DQMpwL
-
t
HCLK
× (WST1 + 1)
-
ns
DQMn deassert time
t
DQMpwH
-
-
(t
HCLK
× 2) + 7
ns
WRn / DQMn deassert to DA transition time
t
DAh1
t
HCLK
-
-
ns
WRn / DQMn assert to DA valid time
t
DAV
-
-
8
ns
Figure 9. Static Memory Multiple Word Write 16-bit Cycle Timing Measurement
CSn
WRn
RDn
DQMn
AD
DA
t
ADs
t
WRd
t
WRpwL
t
DAh
t
ADd
t
WRpwH
t
DQMd
t
ADh
t
DAh
t
WRpwL
t
DQpwL
t
DQpwH
t
DQpwL
WAIT
t
CSh
t
DAV
t
DAV
相關(guān)PDF資料
PDF描述
EP9307 ARM9 SOC WITH ETHERNET USB DISPLAY AND TOUCHSCREEN
EP9307-CR ARM9 SOC WITH ETHERNET USB DISPLAY AND TOUCHSCREEN
EP9307-CRZ ARM9 SOC WITH ETHERNET USB DISPLAY AND TOUCHSCREEN
EP9307-ERZ ARM9 SOC WITH ETHERNET USB DISPLAY AND TOUCHSCREEN
EP9307-IR ARM9 SOC WITH ETHERNET USB DISPLAY AND TOUCHSCREEN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EP9303 制造商:PCA 制造商全稱:PCA ELECTRONICS INC. 功能描述:14 Pin DIP 5 Tap Low-Profile TTL Compatible Active Delay Lines
EP9303-CQZ 制造商:Cirrus Logic 功能描述:
EP9304 制造商:PCA 制造商全稱:PCA ELECTRONICS INC. 功能描述:14 Pin DIP 5 Tap Low-Profile TTL Compatible Active Delay Lines
EP9305 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DELAY LINE|FIXED TAPS|1-LINE|5-TAP|HYBRID|DIP|14PIN|PLASTIC
EP9306 制造商:PCA 制造商全稱:PCA ELECTRONICS INC. 功能描述:14 Pin DIP 5 Tap Low-Profile TTL Compatible Active Delay Lines