
Altera Corporation
5–9
April 2011
Stratix II Device Handbook, Volume 1
DC & Switching Characteristics
Table 5–12. LVPECL Specifications
Symbol
Parameter
Conditions
Minimum
Typical
Maximum
Unit
I/O supply voltage
3.135
3.300
3.465
V
VID
Input differential voltage
swing (single-ended)
300
600
1,000
mV
VICM
Input common mode voltage
1.0
2.5
V
VOD
Output differential voltage
(single-ended)
RL = 100
Ω
525
970
mV
VOCM
Output common mode
voltage
RL = 100
Ω
1,650
2,250
mV
RL
Receiver differential input
resistor
90
100
110
Ω
(1)
The top and bottom clock input differential buffers in I/O banks 3, 4, 7, and 8 are powered by VCCINT, not VCCIO.
The PLL clock output/feedback differential buffers are powered by VCC_PLL_OUT. For differential clock
output/feedback operation, VCC_PLL_OUT should be connected to 3.3 V.
Table 5–13. HyperTransport Technology Specifications
Symbol
Parameter
Conditions
Minimum
Typical
Maximum
Unit
VCCIO
I/O supply voltage for left and
right I/O banks (1, 2, 5, and 6)
2.375
2.500
2.625
V
VID
Input differential voltage swing
(single-ended)
RL = 100
Ω
300
600
900
mV
VICM
Input common mode voltage
RL = 100
Ω
385
600
845
mV
VOD
Output differential voltage
(single-ended)
RL = 100
Ω
400
600
820
mV
Δ V
OD
Change in VOD between high
and low
RL = 100
Ω
75
mV
VOCM
Output common mode voltage RL = 100
Ω
440
600
780
mV
Δ V
OCM
Change in VOCM between high
and low
RL = 100
Ω
50
mV
RL
Receiver differential input
resistor
90
100
110
Ω
Table 5–14. 3.3-V PCI Specifications (Part 1 of 2)
Symbol
Parameter
Conditions
Minimum
Typical
Maximum
Unit
VCCIO
Output supply voltage
3.0
3.3
3.6
V
VIH
High-level input voltage
0.5
× V
CCIO
VCCIO + 0.5
V