VOL
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉(h脿o)锛� EP1K50TI144-2N
寤犲晢锛� Altera
鏂囦欢闋�(y猫)鏁�(sh霉)锛� 42/86闋�(y猫)
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� IC ACEX 1K FPGA 50K 144-TQFP
鐢�(ch菐n)鍝佸煿瑷�(x霉n)妯″锛� Three Reasons to Use FPGA's in Industrial Designs
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 180
绯诲垪锛� ACEX-1K®
LAB/CLB鏁�(sh霉)锛� 360
閭忚集鍏冧欢/鍠厓鏁�(sh霉)锛� 2880
RAM 浣嶇附瑷�(j矛)锛� 40960
杓稿叆/杓稿嚭鏁�(sh霉)锛� 102
闁€(m茅n)鏁�(sh霉)锛� 199000
闆绘簮闆诲锛� 2.375 V ~ 2.625 V
瀹夎椤炲瀷锛� 琛ㄩ潰璨艰
宸ヤ綔婧害锛� -40°C ~ 100°C
灏佽/澶栨锛� 144-LQFP
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 144-TQFP锛�20x20锛�
鍏跺畠鍚嶇ū锛� 544-1850
EP1K50TI144-2N-ND
绗�1闋�(y猫)绗�2闋�(y猫)绗�3闋�(y猫)绗�4闋�(y猫)绗�5闋�(y猫)绗�6闋�(y猫)绗�7闋�(y猫)绗�8闋�(y猫)绗�9闋�(y猫)绗�10闋�(y猫)绗�11闋�(y猫)绗�12闋�(y猫)绗�13闋�(y猫)绗�14闋�(y猫)绗�15闋�(y猫)绗�16闋�(y猫)绗�17闋�(y猫)绗�18闋�(y猫)绗�19闋�(y猫)绗�20闋�(y猫)绗�21闋�(y猫)绗�22闋�(y猫)绗�23闋�(y猫)绗�24闋�(y猫)绗�25闋�(y猫)绗�26闋�(y猫)绗�27闋�(y猫)绗�28闋�(y猫)绗�29闋�(y猫)绗�30闋�(y猫)绗�31闋�(y猫)绗�32闋�(y猫)绗�33闋�(y猫)绗�34闋�(y猫)绗�35闋�(y猫)绗�36闋�(y猫)绗�37闋�(y猫)绗�38闋�(y猫)绗�39闋�(y猫)绗�40闋�(y猫)绗�41闋�(y猫)鐣�(d膩ng)鍓嶇42闋�(y猫)绗�43闋�(y猫)绗�44闋�(y猫)绗�45闋�(y猫)绗�46闋�(y猫)绗�47闋�(y猫)绗�48闋�(y猫)绗�49闋�(y猫)绗�50闋�(y猫)绗�51闋�(y猫)绗�52闋�(y猫)绗�53闋�(y猫)绗�54闋�(y猫)绗�55闋�(y猫)绗�56闋�(y猫)绗�57闋�(y猫)绗�58闋�(y猫)绗�59闋�(y猫)绗�60闋�(y猫)绗�61闋�(y猫)绗�62闋�(y猫)绗�63闋�(y猫)绗�64闋�(y猫)绗�65闋�(y猫)绗�66闋�(y猫)绗�67闋�(y猫)绗�68闋�(y猫)绗�69闋�(y猫)绗�70闋�(y猫)绗�71闋�(y猫)绗�72闋�(y猫)绗�73闋�(y猫)绗�74闋�(y猫)绗�75闋�(y猫)绗�76闋�(y猫)绗�77闋�(y猫)绗�78闋�(y猫)绗�79闋�(y猫)绗�80闋�(y猫)绗�81闋�(y猫)绗�82闋�(y猫)绗�83闋�(y猫)绗�84闋�(y猫)绗�85闋�(y猫)绗�86闋�(y猫)
Altera Corporation
47
ACEX 1K Programmable Logic Device Family Data Sheet
D
e
ve
lo
pm
e
n
t
13
To
o
ls
VOL
3.3-V low-level TTL output
voltage
IOL = 12 mA DC,
VCCIO = 3.00 V (10)
0.45
V
3.3-V low-level CMOS output
voltage
IOL = 0.1 mA DC,
VCCIO = 3.00 V (10)
0.2
V
3.3-V low-level PCI output
voltage
IOL = 1.5 mA DC,
VCCIO = 3.00 to 3.60 V
0.1
脳 V
CCIO
V
2.5-V low-level output voltage IOL = 0.1 mA DC,
VCCIO = 2.375 V (10)
0.2
V
IOL = 1 mA DC,
VCCIO = 2.375 V (10)
0.4
V
IOL = 2 mA DC,
VCCIO = 2.375 V (10)
0.7
V
II
Input pin leakage current
VI = 5.3 to 鈥�0.3 V (11)
鈥�10
10
A
IOZ
Tri-stated I/O pin leakage
current
VO = 5.3 to 鈥�0.3 V (11)
鈥�10
10
A
ICC0
VCC supply current (standby) VI = ground, no load,
no toggling inputs
5mA
VI = ground, no load,
no toggling inputs (12)
10
mA
RCONF
Value of I/O pin pull-up
resistor before and during
configuration
VCCIO =3.0 V (13)
20
50
k
VCCIO = 2.375 V (13)
30
80
k
Table 20. ACEX 1K Device DC Operating Conditions (Part 2 of 2)
Notes (6), (7)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
EP1K50TI144-2 IC ACEX 1K FPGA 50K 144-TQFP
A40MX02-1PQ100I IC FPGA MX SGL CHIP 3K 100-PQFP
GSC65DRYI CONN EDGECARD 130PS DIP .100 SLD
GMC65DRYI CONN EDGECARD 130PS DIP .100 SLD
ACM43DTKI CONN EDGECARD 86POS DIP .156 SLD
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
EP1K50TI144-2P 鍒堕€犲晢:鏈煡寤犲 鍒堕€犲晢鍏ㄧū:鏈煡寤犲 鍔熻兘鎻忚堪:Field Programmable Gate Array (FPGA)
EP1K50TI144-2X 鍒堕€犲晢:鏈煡寤犲 鍒堕€犲晢鍏ㄧū:鏈煡寤犲 鍔熻兘鎻忚堪:Field Programmable Gate Array (FPGA)
EP1K50TI144-3F 鍒堕€犲晢:鏈煡寤犲 鍒堕€犲晢鍏ㄧū:鏈煡寤犲 鍔熻兘鎻忚堪:Field Programmable Gate Array (FPGA)
EP1M120 鍒堕€犲晢:ALTERA 鍒堕€犲晢鍏ㄧū:Altera Corporation 鍔熻兘鎻忚堪:Programmable Logic Device Family
EP1M120F484C5 鍔熻兘鎻忚堪:FPGA - 鐝�(xi脿n)鍫�(ch菐ng)鍙法绋嬮杸(m茅n)闄e垪 FPGA - MERCURY 480 LABs 303 IOs RoHS:鍚� 鍒堕€犲晢:Altera Corporation 绯诲垪:Cyclone V E 鏌垫サ鏁�(sh霉)閲�: 閭忚集濉婃暩(sh霉)閲�:943 鍏�(n猫i)宓屽紡濉奟AM - EBR:1956 kbit 杓稿叆/杓稿嚭绔暩(sh霉)閲�:128 鏈€澶у伐浣滈牷鐜�:800 MHz 宸ヤ綔闆绘簮闆诲:1.1 V 鏈€澶у伐浣滄韩搴�:+ 70 C 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:FBGA-256