Notes to tables: (1) All timing paramet" />
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉锛� EP1K10FC256-3
寤犲晢锛� Altera
鏂囦欢闋佹暩(sh霉)锛� 62/86闋�
鏂囦欢澶у皬锛� 0K
鎻忚堪锛� IC ACEX 1K FPGA 10K 256-FBGA
鐢�(ch菐n)鍝佸煿瑷�(x霉n)妯″锛� Three Reasons to Use FPGA's in Industrial Designs
妯欐簴鍖呰锛� 90
绯诲垪锛� ACEX-1K®
LAB/CLB鏁�(sh霉)锛� 72
閭忚集鍏冧欢/鍠厓鏁�(sh霉)锛� 576
RAM 浣嶇附瑷堬細 12288
杓稿叆/杓稿嚭鏁�(sh霉)锛� 136
闁€鏁�(sh霉)锛� 56000
闆绘簮闆诲锛� 2.375 V ~ 2.625 V
瀹夎椤炲瀷锛� 琛ㄩ潰璨艰
宸ヤ綔婧害锛� 0°C ~ 70°C
灏佽/澶栨锛� 256-BGA
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 256-FBGA锛�17x17锛�
鍏跺畠鍚嶇ū锛� 544-1026
Altera Corporation
65
ACEX 1K Programmable Logic Device Family Data Sheet
D
e
ve
lo
pm
e
n
t
13
To
o
ls
Notes to tables:
(1)
All timing parameters are described in Tables 22 through 29 in this data sheet.
(2)
This parameter is measured without the use of the ClockLock or ClockBoost circuits.
(3)
These parameters are specified by characterization.
(4)
This parameter is measured with the use of the ClockLock or ClockBoost circuits.
Tables 37 through 43 show EP1K30 device internal and external timing
parameters.
Table 36. EP1K10 External Bidirectional Timing Parameters
Symbol
Speed Grade
Unit
-1
-2
-3
Min
Max
Min
Max
Min
Max
tINSUBIDIR (2)
2.2
2.3
3.2
ns
tINHBIDIR (2)
0.0
ns
tOUTCOBIDIR (2)
2.0
6.6
2.0
7.8
2.0
9.6
ns
tXZBIDIR (2)
8.8
11.2
14.0
ns
tZXBIDIR (2)
8.8
11.2
14.0
ns
tINSUBIDIR (4)
3.1
3.3
鈥�
tINHBIDIR (4)
0.0
鈥�
tOUTCOBIDIR (4)
0.5
5.1
0.5
6.4
鈥�
ns
tXZBIDIR(4)
7.3
9.2
鈥�
ns
tZXBIDIR (4)
7.3
9.2
鈥�
ns
Table 37. EP1K30 Device LE Timing Microparameters (Part 1 of 2)
Symbol
Speed Grade
Unit
-1
-2
-3
Min
Max
Min
Max
Min
Max
tLUT
0.7
0.8
1.1
ns
tCLUT
0.5
0.6
0.8
ns
tRLUT
0.6
0.7
1.0
ns
tPACKED
0.3
0.4
0.5
ns
tEN
0.6
0.8
1.0
ns
tCICO
0.1
0.2
ns
tCGEN
0.4
0.5
0.7
ns
tCGENR
0.1
0.2
ns
tCASC
0.6
0.8
1.0
ns
tC
0.0
ns
tCO
0.3
0.4
0.5
ns
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
AGL060V2-CS121I IC FPGA 1KB FLASH 60K 121-CSP
ABB66DHFR-S621 EDGECARD 132PS .050 SMD W/O POST
AGL060V2-CSG121I IC FPGA 1KB FLASH 60K 121-CSP
AGLN060V2-VQG100I IC FPGA NANO 1KB 60K 100VQFP
ACB66DHFR-S578 EDGECARD 132POS .050 SMD W/POSTS
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
EP1K10FC256-3N 鍔熻兘鎻忚堪:FPGA - 鐝�(xi脿n)鍫村彲绶ㄧ▼闁€闄e垪 FPGA - ACEX 1K 72 LABs 136 IOs RoHS:鍚� 鍒堕€犲晢:Altera Corporation 绯诲垪:Cyclone V E 鏌垫サ鏁�(sh霉)閲�: 閭忚集濉婃暩(sh霉)閲�:943 鍏�(n猫i)宓屽紡濉奟AM - EBR:1956 kbit 杓稿叆/杓稿嚭绔暩(sh霉)閲�:128 鏈€澶у伐浣滈牷鐜�:800 MHz 宸ヤ綔闆绘簮闆诲:1.1 V 鏈€澶у伐浣滄韩搴�:+ 70 C 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:FBGA-256
EP1K10FI256-2 鍔熻兘鎻忚堪:FPGA - 鐝�(xi脿n)鍫村彲绶ㄧ▼闁€闄e垪 FPGA - ACEX 1K 72 LABs 136 IOs RoHS:鍚� 鍒堕€犲晢:Altera Corporation 绯诲垪:Cyclone V E 鏌垫サ鏁�(sh霉)閲�: 閭忚集濉婃暩(sh霉)閲�:943 鍏�(n猫i)宓屽紡濉奟AM - EBR:1956 kbit 杓稿叆/杓稿嚭绔暩(sh霉)閲�:128 鏈€澶у伐浣滈牷鐜�:800 MHz 宸ヤ綔闆绘簮闆诲:1.1 V 鏈€澶у伐浣滄韩搴�:+ 70 C 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:FBGA-256
EP1K10FI256-2N 鍔熻兘鎻忚堪:FPGA - 鐝�(xi脿n)鍫村彲绶ㄧ▼闁€闄e垪 FPGA - ACEX 1K 72 LABs 136 IOs RoHS:鍚� 鍒堕€犲晢:Altera Corporation 绯诲垪:Cyclone V E 鏌垫サ鏁�(sh霉)閲�: 閭忚集濉婃暩(sh霉)閲�:943 鍏�(n猫i)宓屽紡濉奟AM - EBR:1956 kbit 杓稿叆/杓稿嚭绔暩(sh霉)閲�:128 鏈€澶у伐浣滈牷鐜�:800 MHz 宸ヤ綔闆绘簮闆诲:1.1 V 鏈€澶у伐浣滄韩搴�:+ 70 C 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:FBGA-256
EP1K10QC208-1 鍔熻兘鎻忚堪:FPGA - 鐝�(xi脿n)鍫村彲绶ㄧ▼闁€闄e垪 FPGA - ACEX 1K 72 LABs 120 IOs RoHS:鍚� 鍒堕€犲晢:Altera Corporation 绯诲垪:Cyclone V E 鏌垫サ鏁�(sh霉)閲�: 閭忚集濉婃暩(sh霉)閲�:943 鍏�(n猫i)宓屽紡濉奟AM - EBR:1956 kbit 杓稿叆/杓稿嚭绔暩(sh霉)閲�:128 鏈€澶у伐浣滈牷鐜�:800 MHz 宸ヤ綔闆绘簮闆诲:1.1 V 鏈€澶у伐浣滄韩搴�:+ 70 C 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:FBGA-256
EP1K10QC208-1N 鍔熻兘鎻忚堪:FPGA - 鐝�(xi脿n)鍫村彲绶ㄧ▼闁€闄e垪 FPGA - ACEX 1K 72 LABs 120 IOs RoHS:鍚� 鍒堕€犲晢:Altera Corporation 绯诲垪:Cyclone V E 鏌垫サ鏁�(sh霉)閲�: 閭忚集濉婃暩(sh霉)閲�:943 鍏�(n猫i)宓屽紡濉奟AM - EBR:1956 kbit 杓稿叆/杓稿嚭绔暩(sh霉)閲�:128 鏈€澶у伐浣滈牷鐜�:800 MHz 宸ヤ綔闆绘簮闆诲:1.1 V 鏈€澶у伐浣滄韩搴�:+ 70 C 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:FBGA-256