參數(shù)資料
型號(hào): ELANSC310
英文描述: Elan SC310 - Elan SC310 Single-Chip. 32-Bit. PC/AT Microcontroller
中文描述: 義隆SC310 -伊蘭SC310單芯片。 32位。的PC / AT單片機(jī)
文件頁(yè)數(shù): 46/119頁(yè)
文件大?。?/td> 1167K
代理商: ELANSC310
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)當(dāng)前第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)
32
lanSC310 Microcontroller Data Sheet
PREL IMINARY
IRQ1, IRQ14
Interrupt Request Channels 1 and 14 (Input; Rising
Edge/Active High, with Internal Pullup)
This input is connected to the internal 8259A-compati-
ble Interrupt Controller Channels 1 and 14. In PC-com-
patible systems, IRQ1 may be connected to the 8042
keyboard controller.
MCS16
(Input; Active Low)
This input is used to signal to the ISA control logic that
the targeted memory device is a 16-bit device.
MCS16
is generated by a 16-bit memory expansion
card when the card recognizes it is being addressed.
This signal tells the data bus steering logic that the ad-
dressed memory device is capable of communicating
over both data paths. When accessing an 8-bit memory
device, the MCS16 line remains deasserted, indicating
to the data bus steering logic that the currently ad-
dressed device is an 8-bit memory device capable of
communicating only over the lower data path.
Note: MCS16 is internally OR’d with IOCS16. Do not tie
MCS16
Low.
For more information about the MCS16 pin, see the
Using 16-Bit ROMCS Designs in lanTMSC300 and
lanSC310 Microcontrollers Application Note, order
#21825.
MEMR
Memory Read Command (Output; Active Low)
The MEMR signal indicates that the current cycle is a
read of the currently selected memory device. When
this signal is asserted, the selected memory device can
drive data onto the data bus.
MEMW
Memory Write Command (Output; Active Low)
The MEMW signal indicates that the current cycle is a
write of the currently selected memory device. When
this signal is asserted, the selected memory device can
latch data from the data bus.
PIRQ0 (IRQ6)
PIRQ1 (IRQ3)
Programmable Interrupt Requests (Inputs; Rising
Edge/Active High, with Internal Pullup)
These two inputs can be programmed to drive any of
the available interrupt controller interrupt request in-
puts. For more information, see the corresponding
PIRQ Configuration Register, Index B2h, in the
lanTMSC310 Microcontroller Programmer’s Refer-
ence Manual, order #20665.
RSTDRV
System Reset (Output; Active High)
This signal is the ISA-compatible reset signal. When
this signal is asserted, all connected devices reinitialize
to their reset state. The pulse width of RSTDRV is ad-
justable based on PLL startup timings. For more infor-
mation, see “Loop Filters” on page 86 and the power-
up sequence timings beginning on page 88.
SA11–SA0
System Address Bus (Output; Active High)
The system address bus outputs the physical memory
or I/O port, least-significant, latched addresses. They
are used by all external I/O devices and all memory de-
vices other than main system DRAM. During main sys-
tem SRAM and local bus cycles, this bus represents
the CPU address bus (A11–A1). SA0 is equivalent to
A0 during local bus cycles. See MA11–MA0 on
page 30 for SA23–SA12.
SBHE
(Output; Active Low)
Active when the high byte is to be transferred on the
upper 8 bits of the data bus.
SPKR
Speaker, Digital Audio Output (Output)
This signal controls an external speaker driver. It is
generated from the internal 8254-compatible Timer
Channel 2 output ANDed with I/O port 061h, bit 1
(speaker data enable).
TC [TMS]
Terminal Count (Output; Active High)
This signal is used to indicate that the transfer count for
the currently active DMA channel has reached zero,
and that the current DMA cycle is the last transfer.
This is a dual-function pin. When the JTAGEN signal is
asserted, it will function as the TMS, JTAG Test Mode
Select pin. See the JTAG Interface section for more in-
formation on the function of this pin during Test mode.
KEYBOARD INTERFACE
8042CS [XTDAT]
Keyboard Controller Chip Select (Output; Active Low)
This signal is a decode of A9–A0 = 060h to 06Eh, all
even addresses. In PC-compatible systems, it con-
nects to the external keyboard controller chip select.
XTDAT is the PC/XT keyboard data line.
A20GATE
Address Bit-20 Gate (Input; Active High)
When deasserted (Low), A20GATE is used to force
CPU address bit 20 Low, a function required for PC
相關(guān)PDF資料
PDF描述
ELANSC410 Single Synchronous Buck Pulse-Width Modulation (PWM) Controller; Temperature Range: 0&degC to 70°C; Package: 16-QFN
ELH0032G Fast Operational Amplifier
ELH0033G Fast Buffer Amplifier
ELH0101CK Dual Regulator-Standard Buck PWM and Linear Power Controller; Temperature Range: 0&degC to 70°C; Package: 8-SOIC T&R
ELH0101ACK Single Synchronous Buck Pulse-Width Modulation (PWM) Controller; Temperature Range: -40°C to 85°C; Package: 16-QFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ELANSC310-25 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Single-Chip, 32-Bit, PC/AT Microcontroller
ELANSC310-25KC 制造商:ADVANCED MICRO DEVICES,INC 功能描述:
ELANSC310-25KI 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Single-Chip, 32-Bit, PC/AT Microcontroller
ELANSC310-25VC 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Advanced Micro Devices 功能描述: 制造商:AMD 功能描述:
ELANSC310-33 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Single-Chip, 32-Bit, PC/AT Microcontroller