- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17166 > EFM32-TG-STK3300 (Energy Micro)KIT STARTER EFM32 GECKO PDF資料下載
參數(shù)資料
| 型號： | EFM32-TG-STK3300 |
| 廠商： | Energy Micro |
| 文件頁數(shù)： | 56/136頁 |
| 文件大?。?/td> | 0K |
| 描述： | KIT STARTER EFM32 GECKO |
| 特色產(chǎn)品： | EFM32 Tiny Gecko |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | EFM®32 |
| 類型： | MCU |
| 適用于相關(guān)產(chǎn)品： | EFM32-TGXXX |
| 所含物品： | 板，線纜，CD 和文檔 |
| 其它名稱： | 914-1018 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁當(dāng)前第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁
...the world's most energy friendly microcontrollers
2011-02-04 - d0002_Rev1.00
26
www.energymicro.com
For example, assigning a higher priority value to IRQ[0] and a lower priority value to IRQ[1] means
that IRQ[1] has higher priority than IRQ[0]. If both IRQ[1] and IRQ[0] are asserted, IRQ[1] is processed
before IRQ[0].
If multiple pending exceptions have the same priority, the pending exception with the lowest exception
number takes precedence. For example, if both IRQ[0] and IRQ[1] are pending and have the same
priority, then IRQ[0] is processed before IRQ[1].
When the processor is executing an exception handler, the exception handler is preempted if a higher
priority exception occurs. If an exception occurs with the same priority as the exception being handled,
the handler is not preempted, irrespective of the exception number. However, the status of the new
interrupt changes to pending.
2.3.6 Interrupt priority grouping
To increase priority control in systems with interrupts, the NVIC supports priority grouping. This divides
each interrupt priority register entry into two fields:
an upper field that defines the group priority
a lower field that defines a subpriority within the group.
Only the group priority determines preemption of interrupt exceptions. When the processor is executing
an interrupt exception handler, another interrupt with the same group priority as the interrupt being
handled does not preempt the handler,
If multiple pending interrupts have the same group priority, the subpriority field determines the order in
which they are processed. If multiple pending interrupts have the same group priority and subpriority,
the interrupt with the lowest IRQ number is processed first.
For information about splitting the interrupt priority fields into group priority and subpriority, see
2.3.7 Exception entry and return
Descriptions of exception handling use the following terms:
Preemption
When the processor is executing an exception handler, an exception can preempt
the exception handler if its priority is higher than the priority of the exception being
handled. See Section 2.3.6 (p. 26) for more information about preemption by
an interrupt.
When one exception preempts another, the exceptions are called nested
exceptions. See Section 2.3.7.1 (p. 27) more information.
Return
This occurs when the exception handler is completed, and:
there is no pending exception with sufficient priority to be serviced
the completed exception handler was not handling a late-arriving exception.
The processor pops the stack and restores the processor state to the state it had
before the interrupt occurred. See Section 2.3.7.2 (p. 27) for more information.
Tail-chaining
This mechanism speeds up exception servicing. On completion of an exception
handler, if there is a pending exception that meets the requirements for exception
entry, the stack pop is skipped and control transfers to the new exception handler.
Late-arriving
This mechanism speeds up preemption. If a higher priority exception occurs during
state saving for a previous exception, the processor switches to handle the higher
priority exception and initiates the vector fetch for that exception. State saving is not
affected by late arrival because the state saved is the same for both exceptions.
Therefore the state saving continues uninterrupted. The processor can accept a late
arriving exception until the first instruction of the exception handler of the original
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HSC08DRYH-S13 | CONN EDGECARD 16POS .100 EXTEND |
| TH3D336M016A0600 | CAP TANT 33UF 16V 20% 2917 |
| GBA18DTKT-S288 | CONN EDGECARD 36POS .125 EXTEND |
| RSM03DRKN | CONN EDGECARD 6POS DIP .156 SLD |
| GBA22DRMI-S288 | CONN EDGECARD 44POS .125 EXTEND |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EFM32TG-STK3300 | 制造商:Energy Micro AS 功能描述:STARTER KIT STK3300 TINY GEC 制造商:Energy Micro AS 功能描述:STARTER KIT, STK3300, TINY GECKO; Silicon Manufacturer:Energy Micro; Core Architecture:ARM; Core Sub-Architecture:Cortex-M3; Silicon Core Number:EFM32TG840; Silicon Family Name:EFM32; Kit Contents:Starter Kit EFM32TG840; SVHC:No SVHC;RoHS Compliant: Yes |
| EFM32WG230F128 | 功能描述:ARM微控制器 - MCU 128kb flash 32kb RAM RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 處理器系列:STM32F373xx 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:72 MHz 程序存儲器大小:256 KB 數(shù)據(jù) RAM 大小:32 KB 片上 ADC:Yes 工作電源電壓:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:LQFP-48 安裝風(fēng)格:SMD/SMT |
| EFM32WG230F128-QFN64 | 制造商:Energy Micro AS 功能描述:32 BIT ARM MPU, WONDER GECKO - Tape and Reel 制造商:Energy Micro AS 功能描述:IC MCU 32BIT 128KB FLASH 64QFN |
| EFM32WG230F128-QFN64T | 制造商:Energy Micro AS 功能描述:WONDER GECKO 32 BIT ARM CORTEX MCU - Trays |
| EFM32WG230F128-QFN64-T | 制造商:Energy Micro AS 功能描述:IC MCU 32BIT 128KB FLASH 64QFN |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。