- 您現(xiàn)在的位置：買賣IC網 > PDF目錄384281 > EDS2516APSA-75L (ELPIDA MEMORY INC) 256M bits SDRAM PDF資料下載
參數(shù)資料
| 型號： | EDS2516APSA-75L |
| 廠商： | ELPIDA MEMORY INC |
| 元件分類： | DRAM |
| 英文描述： | 256M bits SDRAM |
| 中文描述： | 16M X 16 SYNCHRONOUS DRAM, 5.4 ns, PBGA60 |
| 封裝： | MICRO, BGA-60 |
| 文件頁數(shù)： | 35/50頁 |
| 文件大?。?/td> | 703K |
| 代理商： | EDS2516APSA-75L |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁當前第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁
EDS2516CDTA
Prelimimary Data Sheet E0545E40 (Ver. 4.0)
35
Read with auto precharge to Write command interval
1. Different bank: When some banks are in the active state, the second write command (another bank) is executed.
However, UDQM and LDQM must be set High so that the output buffer becomes High-Z before data input. The
internal auto-precharge of one bank starts at the next clock of the second command.
CLK
Command
BS
DQ (output)
DQ (input)
CL = 2
CL = 3
READA
WRIT
in B0
in B1
in B2
in B3
BL = 4
bank0
ReadA
bank3
Write
Note: Internal auto-precharge starts at the timing indicated by " ".
UDQM
LDQM
High-Z
Read with Auto Precharge to Write Command Interval (Different bank)
2. Same bank: The consecutive write command from read with auto precharge (the same bank) is illegal. It is
necessary to separate the two commands with a bank active command.
Write with auto precharge to Read command interval
1. Different bank: When some banks are in the active state, the second read command (another bank) is executed.
However, in case of a burst write, data will continue to be written until one clock before the read command is
executed. The internal auto-precharge of one bank starts at 2 clocks later from the second command.
CLK
Command
BS
DQ (output)
DQ (input)
WRITA
READ
out B0
out B1
out B2
out B3
CL = 3
BL = 4
bank0
WriteA
bank3
Read
Note: Internal auto-precharge starts at the timing indicated by " ".
UDQM
LDQM
in A0
Write with Auto Precharge to Read Command Interval (Different bank)
2. Same bank: The consecutive read command from write with auto precharge (the same bank) is illegal. It is
necessary to separate the two commands with a bank active command.
相關PDF資料 |
PDF描述 |
|---|---|
| EDS2516APSA-7A | 256M bits SDRAM |
| EDS2516APSA-7AL | 256M bits SDRAM |
| EDS2516APTA | 256M bits SDRAM |
| EDS2516CDTA | 256M bits SDRAM (16M words x 16 bits) |
| EDS2532AABJ-6B | 256M bits SDRAM (8M words ?32 bits) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| EDS2516APSA-7A | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:256M bits SDRAM |
| EDS2516APSA-7AL | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:256M bits SDRAM |
| EDS2516APTA | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:256M bits SDRAM |
| EDS2516APTA-60 | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:256M bits SDRAM |
| EDS2516APTA-60-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:256M bits SDRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復。