- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384281 > EDS1232AATA-75 (ELPIDA MEMORY INC) 128M bits SDRAM PDF資料下載
參數(shù)資料
| 型號： | EDS1232AATA-75 |
| 廠商： | ELPIDA MEMORY INC |
| 元件分類： | DRAM |
| 英文描述： | 128M bits SDRAM |
| 中文描述： | 4M X 32 SYNCHRONOUS DRAM, 5.4 ns, PDSO86 |
| 封裝： | PLASTIC, TSOP2-86 |
| 文件頁數(shù)： | 42/55頁 |
| 文件大?。?/td> | 564K |
| 代理商： | EDS1232AATA-75 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁當(dāng)前第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁
EDS1232CABB, EDS1232CATA
Preliminary Data Sheet E0247E40 (Ver. 4.0)
42
DQM Control
The DQM mask the DQ data. The UDQM and LDQM mask the upper and lower bytes of the DQ data, respectively.
The timing of UDQM/LDQM is different during reading and writing.
Reading
When data is read, the output buffer can be controlled by DQM. By setting DQM to Low, the output buffer becomes
Low-Z, enabling data output. By setting DQM to High, the output buffer becomes High-Z, and the corresponding
data is not output. However, internal reading operations continue. The latency of DQM during reading is 2 clocks.
Writing
Input data can be masked by DQM. By setting DQM to Low, data can be written. In addition, when DQM is set to
High, the corresponding data is not written, and the previous data is held. The latency of DQM during writing is 0
clock.
CLK
DQ
out 0
out 1
lDOD = 2 Latency
out 3
DQM
High-Z
Reading
CLK
DQ
in 0
in 1
lDID = 0 Latency
in 3
DQM
Writing
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EDS1232AATA-75-E | 128M bits SDRAM (4M words x 32 bits) |
| EDS1232AATA-75L | 128M bits SDRAM |
| EDS1232CATA-1AL | 128M bits SDRAM |
| EDS1232AATA-TI | RAC40-TA(-E)(-ST) Series - Powerline Regulated AC-DC Converters; Output Voltage (Vdc): 5V; Auxilary Voltage (Vdc): 15V; Features: Compact 40W AC-DC Power Supply; Universal Input Voltage Range; 4000VAC Isolation, Low Leakage Current; Low Output Ripple and Noise; Short Circuit Protected; UL-60601 Certified for Medical Applications |
| EDS1232CATA-1A | 128M bits SDRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EDS1232AATA-75-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M bits SDRAM (4M words x 32 bits) |
| EDS1232AATA-75L | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M bits SDRAM |
| EDS1232AATA-75L-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M bits SDRAM |
| EDS1232AATA-75MI | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M bits SDRAM WTR (Wide Temperature Range) |
| EDS1232AATA-75TI | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M bits SDRAM WTR (Wide Temperature Range) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。