參數(shù)資料
型號(hào)： EDS1232AATA-60L-E
廠商： ELPIDA MEMORY INC
元件分類(lèi)： DRAM
英文描述： 128M bits SDRAM (4M words x 32 bits)
中文描述： 4M X 32 SYNCHRONOUS DRAM, 5.4 ns, PDSO86
封裝： ROHS COMPLIANT, PLASTIC, TSOP2-86
文件頁(yè)數(shù)： 30/55頁(yè)
文件大小： 564K
代理商： EDS1232AATA-60L-E
EDS1232CABB, EDS1232CATA
Preliminary Data Sheet E0247E40 (Ver. 4.0)
30
Auto Precharge
Read with auto-precharge
In this operation, since precharge is automatically performed after completing a read operation, a precharge
command need not be executed after each read operation. The command executed for the same bank after the
execution of this command must be the bank active (ACT) command. In addition, an interval defined by lAPR is
required before execution of the next command.
[Clock cycle time]
/CAS latency
Precharge start cycle
3
2 cycle before the final data is output
2
1 cycle before the final data is output
CLK
lAPR
lRAS
lAPR
CL=2 Command
CL=3 Command
DQ
DQ
Note: Internal auto-precharge starts at the timing indicated by " ".
And an interval of tRAS (lRAS) is required between previous active (ACT) command and internal precharge " ".
ACT
READA
ACT
out3
out2
out1
out0
lRAS
ACT
READA
ACT
out3
out2
out1
out0
Burst Read (BL = 4)
Write with auto-precharge
In this operation, since precharge is automatically performed after completing a burst write or single write operation,
a precharge command need not be executed after each write operation. The command executed for the same bank
after the execution of this command must be the bank active (ACT) command. In addition, an interval of lDAL is
required between the final valid data input and input of next command.
CLK
Command
DQ
lDAL
I
RAS
ACT
WRITA
in0
in1
in2
in3
ACT
Note: Internal auto-precharge starts at the timing indicated by " ".
and an interval of tRAS (lRAS) is required between previous active (ACT) command
and internal precharge " ".
Burst Write (BL = 4)
相關(guān)PDF資料
PDF描述
EDS1232AATA-75 128M bits SDRAM
EDS1232AATA-75-E 128M bits SDRAM (4M words x 32 bits)
EDS1232AATA-75L 128M bits SDRAM
EDS1232CATA-1AL 128M bits SDRAM
EDS1232AATA-TI RAC40-TA(-E)(-ST) Series - Powerline Regulated AC-DC Converters; Output Voltage (Vdc): 5V; Auxilary Voltage (Vdc): 15V; Features: Compact 40W AC-DC Power Supply; Universal Input Voltage Range; 4000VAC Isolation, Low Leakage Current; Low Output Ripple and Noise; Short Circuit Protected; UL-60601 Certified for Medical Applications
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EDS1232AATA-60TI 制造商:ELPIDA 制造商全稱(chēng):Elpida Memory 功能描述:128M bits SDRAM WTR (Wide Temperature Range)
EDS1232AATA-75 制造商:ELPIDA 制造商全稱(chēng):Elpida Memory 功能描述:128M bits SDRAM
EDS1232AATA-75-E 制造商:ELPIDA 制造商全稱(chēng):Elpida Memory 功能描述:128M bits SDRAM (4M words x 32 bits)
EDS1232AATA-75L 制造商:ELPIDA 制造商全稱(chēng):Elpida Memory 功能描述:128M bits SDRAM
EDS1232AATA-75L-E 制造商:ELPIDA 制造商全稱(chēng):Elpida Memory 功能描述:128M bits SDRAM
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*