- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384280 > EDE5104AGSE-4A-E (ELPIDA MEMORY INC) Circular Connector; No. of Contacts:6; Series:MS27468; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:9; Circular Contact Gender:Pin; Circular Shell Style:Jam Nut Receptacle; Insert Arrangement:9-35 RoHS Compliant: No PDF資料下載
參數(shù)資料
| 型號： | EDE5104AGSE-4A-E |
| 廠商： | ELPIDA MEMORY INC |
| 元件分類： | DRAM |
| 英文描述： | Circular Connector; No. of Contacts:6; Series:MS27468; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:9; Circular Contact Gender:Pin; Circular Shell Style:Jam Nut Receptacle; Insert Arrangement:9-35 RoHS Compliant: No |
| 中文描述： | 128M X 4 DDR DRAM, 0.6 ns, PBGA60 |
| 封裝： | ROHS COMPLIANT, FBGA-60 |
| 文件頁數(shù)： | 28/66頁 |
| 文件大?。?/td> | 697K |
| 代理商： | EDE5104AGSE-4A-E |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當(dāng)前第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁
EDE5104ABSE, EDE5108ABSE, EDE5116ABSE
Data Sheet E0323E90 (Ver. 9.0)
28
DDR2 SDRAM Extended Mode Registers Set [EMRS]
EMRS(1) Programming
The extended mode register(1) stores the data for enabling or disabling the DLL, output driver strength, additive
latency, ODT, /DQS disable, OCD program, RDQS enable. The default value of the extended mode register(1) is
not defined, therefore the extended mode register(1) must be written after power-up for proper operation. The
extended mode register(1) is written by asserting low on /CS, /RAS, /CAS, /WE, high on BA0 and low on BA1, while
controlling the states of address pins A0 to A13. The DDR2 SDRAM should be in all bank precharge with CKE
already high prior to writing into the extended mode register(1). The mode register set command cycle time (tMRD)
must be satisfied to complete the write operation to the extended mode register(1). Mode register contents can be
changed using the same command and clock cycle requirements during normal operation as long as all banks are in
the precharge state. A0 is used for DLL enable or disable. A1 is used for enabling a half strength output driver. A3
to A5 determines the additive latency, A7 to A9 are used for OCD control, A10 is used for /DQS disable and A11 is
used for RDQS enable. A2 and A6 are used for ODT setting.
Notes: 1. A13 are reserved for future use, and must be programmed to 0 when setting the extended mode register.
2 When adjust mode is issued, AL from previously set value must be applied.
3. After setting to default, OCD mode needs to be exited by setting A9 to A7 to 000.
Refer to the chapter Off-Chip Driver (OCD)Impedance Adjustment for detailed information.
EMRS(1)
A13
BA0
BA1
A12
A11
A10
A9
A8
A7
A6
A5
A4
A3
A2
A1
A0
Address field
A11
0
1
RDQS enable
Disable
Enable
1
0
0
*
/DQS
OCD program
Rtt
Additive latency
Rtt
D.I.C
DLL
Extended mode register
A10
0
1
/DQS enable
Enable
Disable
A5
0
0
0
0
1
1
1
1
Additive latency
A4
0
0
1
1
0
0
1
1
A3
0
1
0
1
0
1
0
1
Latency
0
1
2
3
4
Reserved
Reserved
Reserved
A0
0
1
DLL enable
Enable
Disable
BA1
0
0
1
1
MRS mode
MRS
EMRS(1)
EMRS(2): Reserved
EMRS(3): Reserved
A6
0
0
1
1
A2
0
1
0
1
Rtt (nominal )
ODT Disabled
75
150
Reserved
A9
0
0
0
1
1
Driver impedance adjustment
A8
0
0
1
0
1
A7
0
1
0
0
1
OCD calibration mode exit
Drive(1)
Drive(0)
Adjust mode*
OCD Calibration default*
A1
0
1
Driver strength control
Output driver
impedance control
Normal
Weak
Driver
size
100%
60%
A11
(RDQS enable)
0
0
1
1
A10
(/DQS enable)
0 (Enable)
1 (Disable)
0 (Enable)
1 (Disable)
RDQS/DM
DM
DM
RDQS
RDQS
/RDQS
High-Z
High-Z
/RDQS
High-Z
DQS
DQS
DQS
DQS
DQS
/DQS
/DQS
High-Z
/DQS
High-Z
Operation
1
2
3
RDQS
Qoff
BA0
0
1
0
1
A12
0
1
Qoff
Output buffers enabled
Output buffers disabled
Strobe function matrix
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EDE5108AGSE-4A-E | Circular Connector; No. of Contacts:6; Series:MS27468; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:9; Circular Contact Gender:Socket; Circular Shell Style:Jam Nut Receptacle; Insert Arrangement:9-35 RoHS Compliant: No |
| EDE5104AGSE-5C-E | Circular Connector; No. of Contacts:13; Series:MS27468; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:11; Circular Contact Gender:Pin; Circular Shell Style:Jam Nut Receptacle; Insert Arrangement:11-35 RoHS Compliant: No |
| EDE5108AGSE-5C-E | 512M bits DDR2 SDRAM |
| EDE5104AGSE-6C-E | LJT 6C 6#20 SKT RECP |
| EDE5108AGSE-6C-E | LJT 13C 13#22M PIN RECP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EDE5104AGSE-5C-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits DDR2 SDRAM |
| EDE5104AGSE-6C-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits DDR2 SDRAM |
| EDE5104AGSE-6E-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits DDR2 SDRAM |
| EDE5104AHSE | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits DDR2 SDRAM |
| EDE5104AHSE-6E-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits DDR2 SDRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。