- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384277 > EDD1216AATA-7A-E (ELPIDA MEMORY INC) 128M bits DDR SDRAM (8M words x 16 bits) PDF資料下載
參數(shù)資料
| 型號(hào)： | EDD1216AATA-7A-E |
| 廠商： | ELPIDA MEMORY INC |
| 元件分類： | DRAM |
| 英文描述： | 128M bits DDR SDRAM (8M words x 16 bits) |
| 中文描述： | 8M X 16 DDR DRAM, 0.75 ns, PDSO66 |
| 封裝： | ROHS COMPLIANT, PLASTIC, TSOP2-66 |
| 文件頁(yè)數(shù)： | 16/49頁(yè) |
| 文件大?。?/td> | 569K |
| 代理商： | EDD1216AATA-7A-E |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)當(dāng)前第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)
EDD1216AATA
Data Sheet E0444E40 (Ver. 4.0)
16
Current state
Read*
6
/CS
/RAS /CAS /WE
Address
Command
Operation
Next state
H
×
×
×
×
DESL
NOP
Active
L
H
H
H
×
NOP
NOP
Active
L
H
H
L
×
BST
BST
Active
L
H
L
H
BA, CA, A10
READ/READA
Interrupting burst read
operation to
start new read
ILLEGAL*
13
Active
L
H
L
L
BA, CA, A10
WRIT/WRITA
—
L
L
H
H
BA, RA
ACT
ILLEGAL*
11
—
L
L
H
L
BA, A10
PRE, PALL
Interrupting burst
read operation to
start pre-charge
Precharging
Read with auto-pre-
charge*
7
L
L
L
×
×
ILLEGAL
—
H
×
×
×
×
DESL
NOP
Precharging
L
H
H
H
×
NOP
NOP
Precharging
L
H
H
L
×
BST
ILLEGAL
—
L
H
L
H
BA, CA, A10
READ/READA
ILLEGAL*
14
—
L
H
L
L
BA, CA, A10
WRIT/WRITA
ILLEGAL*
14
—
L
L
H
H
BA, RA
ACT
ILLEGAL*
11, 14
—
L
L
H
L
BA, A10
PRE, PALL
ILLEGAL*
11, 14
—
L
L
L
×
×
ILLEGAL
—
Write*
8
H
×
×
×
×
DESL
NOP
Write
recovering
Write
recovering
L
H
H
H
×
NOP
NOP
L
H
H
L
×
BST
ILLEGAL
—
L
H
L
H
BA, CA, A10
READ/READA
Interrupting burst write
operation to
start read operation.
Interrupting burst write
operation to
start new write
operation.
ILLEGAL*
11
Read/ReadA
L
H
L
L
BA, CA, A10
WRIT/WRITA
Write/WriteA
L
L
H
H
BA, RA
ACT
—
L
L
H
L
BA, A10
PRE, PALL
Interrupting write
operation to start pre-
charge.
Idle
L
L
L
×
×
ILLEGAL
—
Write recovering*
9
H
×
×
×
×
DESL
NOP
Active
L
H
H
H
×
NOP
NOP
Active
L
H
H
L
×
BST
ILLEGAL
—
L
H
L
H
BA, CA, A10
READ/READA
Starting read operation. Read/ReadA
L
H
L
L
BA, CA, A10
WRIT/WRITA
Starting new write
operation.
ILLEGAL*
11
Write/WriteA
L
L
H
H
BA, RA
ACT
—
L
L
H
L
BA, A10
PRE/PALL
ILLEGAL*
11
—
L
L
L
×
×
ILLEGAL
—
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EDD1216AATA-7B-E | 128M bits DDR SDRAM (8M words x 16 bits) |
| EDD1216AJTA | 128M bits DDR SDRAM |
| EDD1216AJTA-5B-E | 128M bits DDR SDRAM |
| EDD1216AJTA-5C-E | 128M bits DDR SDRAM |
| EDD1216AJTA-6B-E | 128M bits DDR SDRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EDD1216AATA-7B-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M bits DDR SDRAM (8M words x 16 bits) |
| EDD1216AJBG | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M bits DDR SDRAM |
| EDD1216AJBG-5B-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M bits DDR SDRAM |
| EDD1216AJBG-5C-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M bits DDR SDRAM |
| EDD1216AJBG-6B-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M bits DDR SDRAM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。