- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄97874 > EBD12RB8ALFB-1A SDRAM|DDR|16MX72|CMOS|DIMM|184PIN|PLASTIC PDF資料下載
參數(shù)資料
| 型號： | EBD12RB8ALFB-1A |
| 英文描述： | SDRAM|DDR|16MX72|CMOS|DIMM|184PIN|PLASTIC |
| 中文描述： | 內(nèi)存|復員| 16MX72 |的CMOS |內(nèi)存| 184PIN |塑料 |
| 文件頁數(shù)： | 17/17頁 |
| 文件大小： | 200K |
| 代理商： | EBD12RB8ALFB-1A |
EBD12RB8ALFB
Data Sheet E0235E10 (Ver. 1.0)
9
Pin Functions (1)
CLK, /CLK (input pin): The CLK and the /CLK are the master clock inputs. All inputs except DMs, DQSs and DQs
are referred to the cross point of the CLK rising edge and the VREF level. When a read operation, DQSs and DQs
are referred to the cross point of the CLK and the /CLK. When a write operation, DMs and DQs are referred to the
cross point of the DQS and the VREF level. DQSs for write operation are referred to the cross point of the CLK and
the /CLK.
/CS (input pin): When /CS is Low, commands and data can be input. When /CS is High, all inputs are ignored.
However, internal operations (bank active, burst operations, etc.) are held.
/RAS, /CAS, and /WE (input pins): These pins define operating commands (read, write, etc.) depending on the
combinations of their voltage levels. See "Command operation".
A0 to A11 (input pins): Row address (AX0 to AX11) is determined by the A0 to the A11 level at the cross point of
the CLK rising edge and the VREF level in a bank active command cycle. Column address (AY0 to AY9) is loaded
via the A0 to the A9at the cross point of the CLK rising edge and the VREF level in a read or a write command cycle.
This column address becomes the starting address of a burst operation.
A10 (AP) (input pin): A10 defines the precharge mode when a precharge command, a read command or a write
command is issued. If A10 = High when a precharge command is issued, all banks are precharged. If A10 = Low
when a precharge command is issued, only the bank that is selected by BA1, BA0 is precharged. If A10 = High
when read or write command, auto-precharge function is enabled. While A10 = Low, auto-precharge function is
disabled.
BA0, BA1 (input pin): BA0/BA1 are bank select signals. The memory array is divided into bank 0, bank 1, bank 2
and bank 3. If BA1 = Low and BA0 = Low, bank 0 is selected. If BA1 = High and BA0 = Low, bank 1 is selected. If
BA1 = Low and BA0 = High, bank 2 is selected. If BA1 = High and BA0 = High, bank 3 is selected.
CKE (input pin): CKE controls power down and self-refresh. The power down and the self-refresh commands are
entered when the CKE is driven Low and exited when it resumes to High.
The CKE level must be kept for 1 CLK cycle (= LCKEPW) at least, that is, if CKE changes at the cross point of the
CLK rising edge and the VREF level with proper setup time tIS, at the next CLK rising edge CKE level must be kept
with proper hold time tIH.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EBD12RB8ALFB-75 | SDRAM|DDR|16MX72|CMOS|DIMM|184PIN|PLASTIC |
| EBD12RB8ALFB-7A | SDRAM|DDR|16MX72|CMOS|DIMM|184PIN|PLASTIC |
| EBD25RB4ALFB-1A | SDRAM|DDR|32MX72|CMOS|DIMM|184PIN|PLASTIC |
| EBD25RB4ALFB-75 | SDRAM|DDR|32MX72|CMOS|DIMM|184PIN|PLASTIC |
| EBD25RB4ALFB-7A | SDRAM|DDR|32MX72|CMOS|DIMM|184PIN|PLASTIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EBD12RB8ALFB-75 | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128MB Registered DDR SDRAM DIMM |
| EBD12RB8ALFB-7A | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128MB Registered DDR SDRAM DIMM |
| EBD12UB8ALF | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128MB Unbuffered DDR SDRAM DIMM |
| EBD12UB8ALF-1A | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128MB Unbuffered DDR SDRAM DIMM |
| EBD12UB8ALF-75 | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128MB Unbuffered DDR SDRAM DIMM |
發(fā)布緊急采購，3分鐘左右您將得到回復。