- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377001 > DSP56F827 (飛思卡爾半導(dǎo)體(中國)有限公司) 16-bit Hybrid Controller(16位混合控制器) PDF資料下載
參數(shù)資料
| 型號： | DSP56F827 |
| 廠商： | 飛思卡爾半導(dǎo)體(中國)有限公司 |
| 英文描述： | 16-bit Hybrid Controller(16位混合控制器) |
| 中文描述： | 16位混合控制器（16位混合控制器） |
| 文件頁數(shù)： | 29/52頁 |
| 文件大?。?/td> | 1175K |
| 代理商： | DSP56F827 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當前第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
External Bus Asynchronous Timing
56F827 Technical Data
29
3.7 External Bus Asynchronous Timing
Table 13. External Bus Asynchronous Timing
1, 2
Operating Conditions:
V
SSIO
=V
SS
= V
SSA
= 0V, V
DDA
=V
DDIO
=3.0–3.6V, V
DD
= 2.25–2.75V, T
A
= –40
°
to +85
°
C, C
L
≤
50pF, f
op
= 80MHz
1.
T = Clock Period. For 80MHz operation, T = 12.5ns.
2.
Parameters listed are guaranteed by design.
Timing is both wait state and frequency dependent. In the formulas listed, WS = the number of wait states and
To calculate the required access time for an external memory for any frequency < 80MHz, use this formula:
Top = Clock period @ desired operating frequency
WS = Number of wait states
Memory Access Time = (Top*WS) + (Top- 11.5)
Characteristic
Symbol
Min
Max
Unit
Address Valid to WR Asserted
t
AWR
6.5
—
ns
WR Width Asserted
Wait states = 0
Wait states > 0
t
WR
7.5
(T*WS) + 7.5
—
—
ns
ns
WR Asserted to D0–D15 Out Valid
t
WRD
—
T + 4.2
ns
Data Out Hold Time from WR Deasserted
t
DOH
4.8
—
ns
Data Out Set Up Time to WR Deasserted
Wait states = 0
Wait states > 0
t
DOS
2.2
(T*WS) + 6.4
—
—
ns
ns
RD Deasserted to Address Not Valid
t
RDA
0
—
ns
Address Valid to RD Deasserted
Wait states = 0
Wait states > 0
t
ARDD
18.7
(T*WS) + 18.7
—
ns
ns
Input Data Hold to RD Deasserted
t
DRD
0
—
ns
RD Assertion Width
Wait states = 0
Wait states > 0
t
RD
19
(T*WS) + 19
—
—
ns
ns
Address Valid to Input Data Valid
Wait states = 0
Wait states > 0
t
AD
—
—
1
(T*WS) + 1
ns
ns
Address Valid to RD Asserted
t
ARDA
-4.4
—
ns
RD Asserted to Input Data Valid
Wait states = 0
Wait states > 0
t
RDD
—
—
2.4
(T*WS) + 2.4
ns
ns
WR Deasserted to RD Asserted
t
WRRD
6.8
—
ns
RD Deasserted to RD Asserted
t
RDRD
0
—
ns
WR Deasserted to WR Asserted
t
WRWR
14.1
—
ns
RD Deasserted to WR Asserted
t
RDWR
12.8
—
ns
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DSP8-08AC | Phase-leg Rectifier Diode ISOPLUS220 |
| DSP8-08 | Phase-leg Rectifier Diode |
| DSP8-08AS | Phase-leg Rectifier Diode |
| DSP8-08S | Phase-leg Rectifier Diode |
| DSP8-12S | Phase-leg Rectifier Diode |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DSP56F827/D | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:56F827 16-bit Hybrid Controller |
| DSP56F827E | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:16-bit Digital Signal Controllers |
| DSP56F827E/D | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:56F827 16-bit Hybrid Controller |
| DSP56F827EVM | 制造商:Freescale Semiconductor 功能描述:Microprocessor Support IC For Use With:5 |
| DSP56F827EVMUM | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:56F827 Evaluation Module Hardware User＇s Manual |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。