- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄377000 > DSP1628 TVS 400W 60V BIDIRECT SMA PDF資料下載
參數(shù)資料
| 型號(hào)： | DSP1628 |
| 英文描述： | TVS 400W 60V BIDIRECT SMA |
| 中文描述： | 澄清，串行I /設(shè)備的DSP1620/27/28/29 O控制注冊(cè)說(shuō)明 |
| 文件頁(yè)數(shù)： | 29/114頁(yè) |
| 文件大小： | 804K |
| 代理商： | DSP1628 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)當(dāng)前第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)
Preliminary Data Sheet
February 1997
DSP1628 Digital Signal Processor
Lucent Technologies Inc.
27
4 Hardware Architecture
(continued)
In wideband low data rate applications, additive white
Gaussian noise (AWGN) is the principle channel impair-
ment, and Euclidean branch metric computation for
convolutional decoding is selected by resetting the
branch metric select bit to zero.
A traceback-length register is provided for programming
the traceback decode length.
A block diagram of the coprocessor and its interface to
the DSP1600 core is shown in the following figure:
Figure 7. Error Correction Coprocessor Block
Diagram/Programming Model
The ECCP internal registers are accessed indirectly
through the address and data registers,
ear
and
edr
.
The control register, ECON, and the traceback length
register, TBLR, are used to program the operating
mode of the ECCP. The symbol registers (S0H0—
S5H5, ZIG10, ZQG32), the generating polynomial reg-
isters (ZIG10, ZQG32, G54), and the channel impulse
registers (S0H0—S5H5) are used as input to the ECCP
for MLSE or convolutional decoding. Following a Viterbi
decoding operation, the decoded symbol is read out of
the decoded symbol register, DSR. All internal states of
these memory-mapped registers are accessible and
controllable by the DSP program. During periods of si-
multaneous DSP-ECCP activity, however, ECCP inter-
nal
edr
registers as well as the shared bank of RAM,
RAM4, are not accessible to the user's DSP code.
Branch Metric Unit:
The branch metric unit of the
ECCP performs full-precision real and complex arith-
metic for computing 16-bit incremental branch metrics
required for MLSE equalization and convolutional de-
coding.
MLSE Branch Metric Unit:
To generate the estimated
received complex signal at instance n, E(n, k) = EI(n, k)
+ j EQ(n, k), at the receiver, all possible states, k = 0 to
2C – 1 – 1, taking part in the Viterbi state transition are
convolved with the estimated channel impulse re-
sponse, H(n) = [h(n), h(n – 1), h(n – 2), . . . , h(n – C +
1)] T, where the constraint length C = {2 to 6}. Each in-
phase and quadrature-phase part of the channel tap,
h(n) = hI(n) + j hQ(n), is quantized to an 8-bit 2's com-
plement number.
The channel estimates are normalized prior to loading
into the ECCP such that the worst-case summation of
the hI(n) or hQ(n) are confined within a 10-bit 2's com-
plement number. The in-phase and quadrature-phase
parts of the received complex signal Z(n) = ZI(n) + j
ZQ(n) are also confined within a10-bit 2's complement
number. The Euclidean branch metric associated with
each of the 2C state transitions is calculated as:
BM(n, k) = XI(n, k)2 + XQ(n, k)2
where
XI(n, k) = abs{ZI(n) – EI(n, k)}
and
XQ(n, k) = abs{ZQ(n) – EQ(n, k)}
The absolute values of the difference signal are saturat-
ed at level 0xFF. The sixteen most significant bits of this
17-bit incremental branch metric are retained for the
add-compare-select operation of the Viterbi algorithm.
The in-phase and quadrature-phase parts of the re-
ceived complex signal are stored in ZIG10 and ZQG32
registers, respectively. The complex estimated channel
taps H5 through H0 are stored in S5H5 through S0H0
registers, such that the in-phase part of the channel oc-
cupies the upper byte and the quadrature-phase part of
the channel occupies the lower byte.
Convolutional Branch Metric Unit: Two types of distance
computation are implemented for convolutional decod-
ing. Convolutional decoding over a Gaussian channel is
supported with Euclidean distance measure for rate 1/1
and 1/2 convolutional encoding. Convolutional decod-
ing preceded by the MLSE equalization or other linear/
nonlinear equalization is supported with Manhattan dis-
tance measure for rate 1/1 through 1/6 convolutional
encoding.
EOVF
BRANCH METRIC
UNIT
SiHi, i = 0, . . . ,5
ZIG10
ZQG32
G54
UPDATE UNIT
NS[63:0]
PS[63:0]
SYC
MDX
MACH
MACL
TRACEBACK UNIT
ear
edr
eir
RAM4
TBLR
DSR
TBSR
EREADY
EBUSY
IDB
ECCP
CONTROL UNIT
ECON
5-4500 (F)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DSP16210 | TVS 400W 6.5V UNIDIRECT SMA |
| DSP1627 | TVS 400W 6.5V BIDIRECT SMA |
| DSP1629 | TVS 400W 64V UNIDIRECT SMA |
| DSP16410C | TVS 400W 7.0V UNIDIRECT SMA |
| DSP16410 | 16-bit fixed point DSP with Flash |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DSP1629 | 制造商:AGERE 制造商全稱(chēng):AGERE 功能描述:DSP1629 Digital Signal Processor |
| DSP1629BA10K10IT | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:DSP|16-BIT|CMOS|BGA|144PIN|PLASTIC |
| DSP1629BA10K12.5IR | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:16-Bit Digital Signal Processor |
| DSP1629BA10K16.7IT | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:DSP|16-BIT|CMOS|BGA|144PIN|PLASTIC |
| DSP1629BA10K19.2IR | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:16-Bit Digital Signal Processor |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。