參數(shù)資料
型號(hào): DS31412N
廠商: Maxim Integrated Products
文件頁(yè)數(shù): 73/89頁(yè)
文件大?。?/td> 0K
描述: IC 12CH DS3/3 FRAMER 349-BGA
標(biāo)準(zhǔn)包裝: 1
控制器類型: DS3/E3 調(diào)幀器
接口: LIU
電源電壓: 3.135 V ~ 3.465 V
電流 - 電源: 960mA
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 349-BGA 裸露焊盤
供應(yīng)商設(shè)備封裝: 349-HCBGA(27x27)
包裝: 托盤
DS3146/DS3146/DS31412 6-/8-/12-Channel DS3/E3 Framers
75 of 89
11.
AC TIMING CHARACTERISTICS
All AC timing characteristics are specified with a 50pF capacitive load on the D[7:0] and
INT pins, and a 25pF
capacitive load on all other output pins, VIH = VDD and VIL = VSS. The voltage threshold for all timing measurements
is VDD/2.
11.1 System Interface Timing
Table 11-A. Data Path Timing
(VDD = 3.3V
±5%, TA = -40°C to +85°C.) (Figure 11-1)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
(Note 1)
29.0
29.1
(Note 2)
22.0
22.4
CLK Clock Period
t1
(Note 3)
19.0
19.3
ns
CLK Clock Duty Cycle
t2/t1
40
50
60
%
CLK in to DIN Setup Time
t3
(Note 4)
5.0
ns
CLK in to DIN Hold Time
t4
(Note 4)
1.0
ns
CLK in to DOUT Delay
t5
(Note 5)
2.0
12
ns
CLK out to DOUT Delay
t6
(Notes 6, 7)
2.0
8.0
ns
CLK in to CLK Out Delay
t7
(Note 8)
10
ns
Asynchronous Input High, Low Time
t8, t9
(Note 9)
200
ns
Asynchronous Input Period
t10
(Note 9)
1000
ns
Note 1: E3 mode, nongapped 34.368MHz clock.
Note 2: DS3 mode, nongapped 44.736MHz clock.
Note 3: DS3 mode, gapped 51.84MHz clock.
Note 4: TICLK input to TDAT, TOH, TOHEN, and TSOF inputs; RCLK input to RPOS and RNEG inputs.
Note 5: TICLK input to TDEN (data-enable mode) and TSOF outputs.
Note 6: ROCLK output to RDAT, RDEN (data-enable mode) and RSOF outputs; TCLK output to TPOS and TNEG outputs.
Note 7: RGCLK (gapped clock mode) output to RDAT and RSOF outputs; TDEN/TGCLK (gapped or constant clock mode) output to TSOF
output.
Note 8: TICLK input to TDEN/TGCLK (gapped clock or constant clock mode) outputs; RCLK input to ROCLK output.
Note 9: TMEI, RECU, and
RST inputs.
Table 11-B. TCCLK Data Path Timing
(VDD = 3.3V
±5%, TA = -40°C to +85°C.) (Figure 11-2)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
(Note 10)
29
29.1
(Note 11)
22
22.4
TCCLK Clock Period
t1
(Note 12)
19
19.3
ns
TCCLK Clock Duty Cycle
t2/t1
40
50
60
%
TCCLK In to DIN Setup Time
t3
(Note 13)
3.0
ns
TCCLK In to DIN Hold Time
t4
(Note 13)
4.0
ns
TCCLK In to DOUT Delay
t5
(Note 14)
2.0
15
ns
TCCLK In to CLK out Delay
t7
(Note 15)
15
ns
Note 10: E3 mode, nongapped 34.368MHz clock.
Note 11: DS3 mode, nongapped 44.736MHz clock.
Note 12: DS3 mode, gapped 51.84MHz clock.
Note 13: TCCLK input to TDAT, TOH, TOHEN, and TSOF inputs.
Note 14: TCCLK input to TDEN/TGCLK (nonclock mode) and TSOF outputs.
Note 15: TCCLK input to TDEN/TGCLK (gapped clock or constant clock mode) outputs.
相關(guān)PDF資料
PDF描述
DS3150TN IC LIU T3/E3/STS-1 IND 48-TQFP
DS3154N+ IC LIU DS3/E3/STS-1 QD 144CSBGA
DS3164+ IC ATM/PACKET PHY QUAD 400-BGA
DS3170+ IC TXRX DS3/E3 100-CSBGA
DS3172N+ IC TXRX DS3/E3 DUAL 400-BGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS31415 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:3-Input, 4-Output, Single DPLL Timing IC with Sub-ps Output Jitter and 1588 Clock
DS31415_1107 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:3-Input, 4-Output, Single DPLL Timing IC with Sub-ps Output Jitter and 1588 Clock
DS31415DK 功能描述:網(wǎng)絡(luò)開發(fā)工具 DS31415 Dev Kit RoHS:否 制造商:Rabbit Semiconductor 產(chǎn)品:Development Kits 類型:Ethernet to Wi-Fi Bridges 工具用于評(píng)估:RCM6600W 數(shù)據(jù)速率:20 Mbps, 40 Mbps 接口類型:802.11 b/g, Ethernet 工作電源電壓:3.3 V
DS31415GN+ 制造商:Microsemi Corporation 功能描述:SINGLE DPLL TIMING IC W/APLL & 1588 CLOCK - Rail/Tube 制造商:Zarlink Semiconductor Inc 功能描述:SINGLE DPLL TIMING IC W/APLL & 1588 CLOCK - Rail/Tube 制造商:Microsemi 功能描述:DPLL 256-Pin CSBGA
DS3141N 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Single DS3/E3 Framer RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray