- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1915 > DS2413Q+T&R (Maxim Integrated Products)IC SWITCH 2CH ADDRESS 6-TDFN PDF資料下載
參數(shù)資料
| 型號(hào)： | DS2413Q+T&R |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 15/18頁 |
| 文件大小： | 0K |
| 描述： | IC SWITCH 2CH ADDRESS 6-TDFN |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 系列： | * |
DS2413: 1-Wire Dual Channel Addressable Switch
6 of 18
PIO STUCTURE
Each PIO consists of an open-drain pulldown transistor with 28V capability. The transistor is controlled by the PIO
Output Latch, as shown in Figure 5. The PIO Control unit connects the PIOs to the 1-Wire interface.
Figure 5. PIO Simplified Logic Diagram
PIO Pin
State
PIO Pin
PIO Out-
put Latch
PIO Output
Latch State.
Q
D
Q
PIO Data
PIO Clock
CLOCK
PIO FUNCTION COMMANDS
The PIO Function Flow Chart (Figure 6) describes the protocols necessary to access the PIO pins of the DS2413.
Examples on how to use these functions are included at the end of this document. The communication between
master and DS2413 takes place either at standard speed (default, OD = 0) or at Overdrive Speed (OD = 1). If not
explicitly set into the Overdrive Mode, the DS2413 powers up in standard speed.
PIO ACCESS READ [F5h]
This command reads the PIO logical status and reports it together with the state of the PIO Output Latch in an
endless loop. A PIO Access Read can be terminated at any time with a 1-Wire Reset.
PIO Status Bit Assignment
b7
b6
b5
b4
b3
b2
b1
b0
Complement of b3 to b0
PIOB Output
Latch State
PIOB Pin
State
PIOA Output
Latch State
PIOA Pin
State
The state of both PIO channels is sampled at the same time. The first sampling occurs during the last (most
significant) bit of the command code F5h. The PIO status is then reported to the bus master. While the master
receives the last (most significant) bit of the PIO status byte, the next sampling occurs and so on until the master
generates a 1-Wire Reset. The sampling occurs with a delay of tREH+x from the rising edge of the MS bit of the
previous byte, as shown in Figure 7. The value of "x" is approximately 0.2s.
Figure 7. PIO Access Read Timing Diagram
IO
MS 2 bits of
previous byte
LS 2 bits of PIO
Status byte
VTH
Sampling Point
tREH+x
Notes:
1
The "previous byte" could be the command code or the data byte resulting from the previous PIO sample.
2
The sample point timing also applies to the PIO Access Write command, with the "previous byte" being the
write confirmation byte (AAh).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS2480B+ | IC LINE DRVR W/SENSOR 1-W 8-SOIC |
| DS2482X-100+T | IC MASTER I2C-1WIRE 1CH 9-WLP |
| DS2482X-101+T | IC MASTER I2C-1WIRE 1CH 9-WLP |
| DS2483Q+T | IC I2C TO 1WIRE BRIDGE 8TDFN |
| DS2490Y | IC BRIDGE CLIP USB TO 1-W 24SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS2414FP000 | 制造商:Thomas & Betts 功能描述:200A,CON,3P4W,MG,414,3P600V |
| DS2414FP00K | 制造商:Thomas & Betts 功能描述:200A,CON,3P4W,MG,414,00K,3P600V |
| DS2414FR000 | 制造商:Thomas & Betts 功能描述:200A,REC,3P4W,MG,414,3P600V |
| DS2414FRAB0 | 制造商:Thomas & Betts 功能描述:200A,REC,3P4W,MG,414,AB0,3P600V |
| DS2414MP000 | 制造商:Thomas & Betts 功能描述:200A,PLG,3P4W,MG,414,3P600V |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。