參數(shù)資料
型號： DS21Q41BT
廠商： Maxim Integrated Products
文件頁數(shù)： 26/61頁
文件大?。?/td> 0K
描述： IC FRAMER T1 QUAD 128-TQFP
產(chǎn)品培訓模塊： Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標準包裝： 72
控制器類型： T1 調(diào)幀器
接口： 并行/串行
電源電壓： 4.5 V ~ 5.5 V
電流 - 電源： 30mA
工作溫度： 0°C ~ 70°C
安裝類型： 表面貼裝
封裝/外殼： 128-LQFP
供應商設備封裝： 128-LQFP（14x20）
包裝： 管件
DS21Q41B
32 of 61
MOSCR1:
MULTIFRAMES OUT OF SYNC COUNT REGISTER 1 (Address=25 Hex)
MOSCR2:
MULTIFRAMES OUT OF SYNC COUNT REGISTER 2 (Address=27 Hex)
(MSB)
(LSB)
MOS/FB11
MOS/FB10
MOS/FB9
MOS/FB8
(note 1)
MOSCR1
MOS/FB7
MOS/FB6
MOS/FB5
MOS/FB4
MOS/FB3
MOS/FB2
MOS/FB1
MOS/FB0
MOSCR2
SYMBOL
POSITION
NAME AND DESCRIPTION
MOS/FB11
MOSCR1.7
MSB of the 12-Bit multiframes out of sync or F-bit error count
(note 2)
MOS/FB0
MOSCR2.0
LSB of the 12-bit multiframes out of sync or F-bit error count
(note 2)
NOTES:
1. The lower nibble of the counter at address 25 is used by the Path Code Violation Count Register.
2. MOSCR counts either errors in framing bit position (RCR2.0=0) or the number of multiframes out of
sync (RCR2.0=1).
MULTIFRAMES OUT OF SYNC COUNTING ARRANGEMENTS Table 5-3
FRAMING MODE
(CCR2.3)
COUNT MOS OR F-BIT
ERRORS? (RCR2.0)
WHAT IS COUNTED IN THE MOSCRs
D4
MOS
number of multiframes out of sync
D4
F-BIT
errors in the Ft pattern
ESF
MOS
number of multiframes out of sync
ESF
F-BIT
errors in the FPS pattern
6.0 FDL/Fs EXTRACTION AND INSERTION
The DS21Q41B has the ability to extract/insert data from/into the Facility Data Link (FDL) in the ESF
framing mode and from/into Fs bit position in the D4 framing mode. Since SLC-96 utilizes the Fs bit
position, this capability can also be used in SLC-96 applications. The operation of the receive and
transmit sections will be discussed separately. Contact the factory for a copy of C language source code
for implementing the FDL on the DS21Q41B.
6.1 Receive Section
In the receive section, the recovered FDL bits or Fs bits are shifted bit-by-bit into the Receive FDL
register (RFDL). Since the RFDL is 8 bits in length, it will fill up every 2 ms (8 times 250
s). The
DS21Q41B will signal an external microcontroller that the buffer has filled via the SR2.4 bit. If enabled
via IMR2.4, the INT pin will toggle low indicating that the buffer has filled and needs to be read. The
user has 2 ms to read this data before it is lost. If the byte in the RFDL matches either of the bytes
programmed into the RFDLM1 or RFDLM2 registers, then the SR2.2 bit will be set to a 1 and the INT
pin will toggled low if enabled via IMR2.2. This feature allows an external microcontroller to ignore the
FDL or Fs pattern until an important event occurs.
相關PDF資料
PDF描述
DS21Q42T+ IC FRAMER ENHANCED T1 4X 128TQFP
DS21Q43-ATN IC FRAMER E1 QUAD 5V 128-TQFP
DS21Q44T+ IC FRAMER ENHANCED E1 4X 128TQFP
DS21Q50LN IC TRANSCEIVER E1 QD IND 100LQFP
DS21Q55 IC TXRX QUAD T1/E1/J1 SCT 256BGA
相關代理商/技術參數(shù)
參數(shù)描述
DS21Q41-BT 制造商:Rochester Electronics LLC 功能描述: 制造商:Maxim Integrated Products 功能描述:
DS21Q41BT+ 功能描述:網(wǎng)絡控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS21Q41BT+T 功能描述:網(wǎng)絡控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS21Q41BTN 制造商:DALLAS 制造商全稱:Dallas Semiconductor 功能描述:Quad T1 Framer
DS21Q41-BTN 功能描述:網(wǎng)絡控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*