- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄97866 > DS2165QL (DALLAS SEMICONDUCTOR) A/MU-LAW, ADPCM CODEC, PQCC28 PDF資料下載
參數(shù)資料
| 型號(hào)： | DS2165QL |
| 廠商： | DALLAS SEMICONDUCTOR |
| 元件分類(lèi)： | Codec |
| 英文描述： | A/MU-LAW, ADPCM CODEC, PQCC28 |
| 封裝： | PLASTIC, LCC-28 |
| 文件頁(yè)數(shù)： | 12/18頁(yè) |
| 文件大小： | 313K |
| 代理商： | DS2165QL |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)當(dāng)前第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)
DS2165/DS2165Q
3 of 18
ALRST resets the algorithm coefficients for the selected channel to their initial values. ALRST will be
cleared by the device when the algorithm reset is complete.
PIN DESCRIPTION Table 1
PIN
SYMBOL
TYPE
DESCRIPTION
1
RST
I
Reset. A high-low-high transition resets the algorithm. The device
should be reset on power-up and when changing to or from the
hardware mode.
2
3
TM0
TM1
I
Test Modes 0 and 1. Tie to VSS for normal operation.
4
5
6
7
8
9
A0
A1
A2
A3
A4
A5
I
Address Select. A0 = LSB; A5 = MSB; must match
address/command word to enable the serial port.
10
SPS
I
Serial Port Select. Tie to VDD to select the serial port; tie to VSS to
select the hardware mode.
11
MCLK
I
Master Clock. 10 MHz clock for the ADPCM processing engine;
may be asynchronous to SCLK, CLKX, and CLKY.
12
VSS
-
Signal Ground. 0.0 volts.
13
XIN
I
X Data In. Sampled on falling edge of CLKX during selected time
slots.
14
CLKX
I
X Data Clock. Data clock for the X side PCM interface; must be
synchronous with FSX.
15
FSX
I
X Frame Sync. 8 kHz frame sync for the X side PCM interface.
16
XOUT
O
X Data Output. Updated on rising edge of CLKX during selected
time slots.
17
SCLK
I
Serial Data Clock. Used to write to the serial port registers.
18
SDI
I
Serial Data In. Data for onboard control registers; sampled on the
rising edge of SCLK. LSB sent first.
19
CS
I
Chip Select. Must be low to write to the serial port.
20
YOUT
O
Y Data Output. Updated on rising edge of CLKY during selected
time slots.
21
FSY
I
Y Frame Sync. 8 kHz frame sync for the Y side PCM interface.
22
CLKY
I
Y Data Clock. Data clock for the Y side PCM interface; must be
synchronous with FSY.
23
YIN
I
Y Data In. Sampled on falling edge of CLKY during selected time
slots.
24
VDD
-
Positive Supply. 5.0 volts (or 3.0 volts for DS2165QL).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS2165Q | A/MU-LAW, ADPCM CODEC, PQCC28 |
| DS2165QN | A/MU-LAW, ADPCM CODEC, PQCC28 |
| DS2172T | SPECIALTY TELECOM CIRCUIT, PQFP32 |
| DS2172TN | SPECIALTY TELECOM CIRCUIT, PQFP32 |
| DS2172 | SPECIALTY TELECOM CIRCUIT, PQFP32 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS2165QL/T&R | 制造商:Maxim Integrated Products 功能描述:ADPCM PROCESSOR 28PLCC - Tape and Reel |
| DS2165QL/T&R | 功能描述:音頻 DSP RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube |
| DS2165QN | 功能描述:音頻 DSP RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube |
| DS2165QN/T&R | 制造商:Maxim Integrated Products 功能描述:ADPCM PROCESSOR 16/24/32KBS IND T&R - Tape and Reel 制造商:Maxim Integrated Products 功能描述:IC ADPCM PROCESSOR PLCC 制造商:Maxim Integrated Products 功能描述:Audio DSPs 16/24/32kbps ADPCM Processor |
| DS2165QN/T&R+ | 制造商:Maxim Integrated Products 功能描述:ADPCM PROCESSOR PLCC IND T&R LF - Tape and Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。