- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄97866 > DS2165QL (DALLAS SEMICONDUCTOR) A/MU-LAW, ADPCM CODEC, PQCC28 PDF資料下載
參數(shù)資料
| 型號： | DS2165QL |
| 廠商： | DALLAS SEMICONDUCTOR |
| 元件分類： | Codec |
| 英文描述： | A/MU-LAW, ADPCM CODEC, PQCC28 |
| 封裝： | PLASTIC, LCC-28 |
| 文件頁數(shù)： | 11/18頁 |
| 文件大?。?/td> | 313K |
| 代理商： | DS2165QL |
DS2165/DS2165Q
2 of 18
OVERVIEW
The DS2165 contains three major functional blocks: a high performance (10 MIPS) DSP engine, two
independent PCM interfaces (X and Y) which connect directly to serial Time Division Multiplexed
(TDM) backplanes, and a serial port that can configure the device on-the-fly via an external controller. A
10 MHz master clock is required by the DSP engine. The DS2165 can be configured to perform either
two expansions, two compressions, or one expansion and one compression. The PCM/ADPCM data
interfaces support data rates from 256 kHz to 4.096 MHz. Typically, the PCM data rates will be 1.544
MHz for
-law and 2.048 MHz for A-law. Each channel on the device samples the serial input PCM or
ADPCM bit stream during a user-programmed input time slot, processes the data and outputs the result
during a user-programmed output time slot.
Each PCM interface has a control register which specifies functional characteristics (compress, expand,
bypass, and idle), data format (
-law or A-law), and algorithm reset control. With the SPS pin strapped
high, the software mode is enabled and the serial port can be used to configure the device. In this mode, a
novel addressing scheme allows multiple devices to share a common 3-wire control bus, simplifying
system-level interconnect.
With SPS low, the hardware mode is enabled. This mode disables the serial port and maps certain control
register bits to some of the address and serial port pins. Under the hardware mode, no external host
controller is required and all PCM/ADPCM input and output time slots default to time slot 0.
HARDWARE RESET
RST
allows the user to reset both channel algorithms and the contents of the internal registers. This pin
must be held low for at least 1 ms on system power-up after the master clock is stable to ensure that that
the device has initialized properly. RST should also be asserted when changing to or from the hardware
mode. RST clears all bits of the Control Register for both channels except the IPD bits; the IPD bits for
both channels are set to 1.
SOFTWARE MODE
Tying SPS high enables the software mode. In this mode, an external host controller writes configuration
data to the DS2165 via the serial port through inputs SCLK, SDI, and CS . (See Figure 2.) Each write to
the DS2165 is either a 2-byte write or a 4-byte write. A 2-byte write consists of the Address/Command
Byte (ACB), followed by a byte to configure the Control Register (CR) for either the X or Y channel. The
4-byte write consists of the ACB, followed by a byte to configure the CR, and then 1 byte to set the input
time slot and another byte to set the output time slot.
ADDRESS/COMMAND BYTE
In the software mode, the address/command byte is the first byte written to the serial port; it identifies
which of the 64 possible ADPCM processors sharing the port wiring is to be updated. Address data must
match that at inputs A0 to A5. If no match occurs, the device ignores the following configuration data. If
an address match occurs, the next 3 bytes written are accepted as control, input and output time slot data.
Bit ACB.6 determines which side (X or Y) of the device is to be updated. The PCM and ADPCM
outputs are tristated during register updates.
CONTROL REGISTER
The control register establishes idle, algorithm reset, bypass, data format and channel coding for the
selected channel.
The X and Y side PCM interfaces can be independently disabled (output 3-stated) via IPD. When IPD is
set for both channels, the device enters a low-power standby mode. In this mode, the serial port must not
be operated faster than 39 kHz.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS2165Q | A/MU-LAW, ADPCM CODEC, PQCC28 |
| DS2165QN | A/MU-LAW, ADPCM CODEC, PQCC28 |
| DS2172T | SPECIALTY TELECOM CIRCUIT, PQFP32 |
| DS2172TN | SPECIALTY TELECOM CIRCUIT, PQFP32 |
| DS2172 | SPECIALTY TELECOM CIRCUIT, PQFP32 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS2165QL/T&R | 制造商:Maxim Integrated Products 功能描述:ADPCM PROCESSOR 28PLCC - Tape and Reel |
| DS2165QL/T&R | 功能描述:音頻 DSP RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube |
| DS2165QN | 功能描述:音頻 DSP RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube |
| DS2165QN/T&R | 制造商:Maxim Integrated Products 功能描述:ADPCM PROCESSOR 16/24/32KBS IND T&R - Tape and Reel 制造商:Maxim Integrated Products 功能描述:IC ADPCM PROCESSOR PLCC 制造商:Maxim Integrated Products 功能描述:Audio DSPs 16/24/32kbps ADPCM Processor |
| DS2165QN/T&R+ | 制造商:Maxim Integrated Products 功能描述:ADPCM PROCESSOR PLCC IND T&R LF - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。