- 您現在的位置：買賣IC網 > PDF目錄9174 > DS1848E-050+T&R (Maxim Integrated Products)IC RES/MEM TEMP 50/10K 14-TSSOP PDF資料下載
參數資料
| 型號： | DS1848E-050+T&R |
| 廠商： | Maxim Integrated Products |
| 文件頁數： | 2/17頁 |
| 文件大小： | 0K |
| 描述： | IC RES/MEM TEMP 50/10K 14-TSSOP |
| 產品培訓模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標準包裝： | 1,000 |
| 接片： | 256 |
| 電阻（歐姆）： | 10k，50k |
| 電路數： | 2 |
| 溫度系數： | 標準值 850 ppm/°C |
| 存儲器類型： | 非易失 |
| 接口： | I²C（設備位址） |
| 電源電壓： | 3 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 95°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 14-TSSOP（0.173"，4.40mm 寬） |
| 供應商設備封裝： | 14-TSSOP |
| 包裝： | 帶卷 (TR) |
DS1848
10 of 17
2-WIRE SERIAL PORT OPERATION
The 2-wire serial port interface supports a bi-directional data transmission protocol with device
addressing. A device that sends data on the bus is defined as a transmitter, and a device receiving data as
a receiver. The device that controls the message is called a “master.” The devices that are controlled by
the master are “slaves.” The bus must be controlled by a master device that generates the serial clock
(SCL), controls the bus access, and generates the START and STOP conditions. The DS1848 operates as
a slave on the 2-wire bus. Connections to the bus are made via the open-drain I/O lines SDA and SCL.
The following I/O terminals control the 2-wire serial port: SDA, SCL, A0, A1, A2. Timing diagrams for
the 2-wire serial port can be found in Figures 3 and 4. Timing information for the 2-wire serial port is
provided in the AC Electrical Characteristics Table for 2-wire serial communications.
The following bus protocol has been defined:
§ Data transfer may be initiated only when the bus is not busy.
§ During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in
the data line while the clock line is HIGH will be interpreted as control signals.
Accordingly, the following bus conditions have been defined:
Bus not busy: Both data and clock lines remain HIGH.
Start data transfer: A change in the state of the data line from HIGH to LOW while the clock is HIGH
defines a START condition.
Stop data transfer: A change in the state of the data line from LOW to HIGH while the clock line is
HIGH defines the STOP condition.
Data valid: The state of the data line represents valid data when, after a START condition, the data line
is stable for the duration of the HIGH period of the clock signal. The data on the line can be changed
during the LOW period of the clock signal. There is one clock pulse per bit of data. Figures 3 and 4 detail
how data transfer is accomplished on the two-wire bus. Depending upon the state of the R/W bit, two
types of data transfer are possible.
Each data transfer is initiated with a START condition and terminated with a STOP condition. The
number of data bytes transferred between START and STOP conditions is not limited and is determined
by the master device. The information is transferred byte-wise and each receiver acknowledges with a
ninth bit.
Within the bus specifications a regular mode (100kHz clock rate) and a fast mode (400kHz clock rate) are
defined. The DS1848 works in both modes.
Acknowledge: Each receiving device, when addressed, is obliged to generate an acknowledge after the
reception of each byte. The master device must generate an extra clock pulse that is associated with this
acknowledge bit.
A device that acknowledges must pull down the SDA line during the acknowledge clock pulse in such a
way that the SDA line is a stable LOW during the HIGH period of the acknowledge-related clock pulse.
Of course, setup and hold times must be taken into account. A master must signal an end of data to the
相關PDF資料 |
PDF描述 |
|---|---|
| VE-23K-MW | CONVERTER MOD DC/DC 40V 100W |
| 74LVX138MTCX | DECODER/DEMUX 1-OF-8 LV 16TSSOP |
| VE-23J-MX-B1 | CONVERTER MOD DC/DC 36V 75W |
| FS7140-02G-XTD | IC CLOCK GEN PLL PROGR 16-SSOP |
| DS1848E-010+T&R | IC RES/MEM TEMP 10/10K 14-TSSOP |
相關代理商/技術參數 |
參數描述 |
|---|---|
| DS1849B-000 | 制造商:Maxim Integrated Products 功能描述:FINISAR INTEGRATED CIRCUIT - Rail/Tube |
| DS1849B-004 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Maxim Integrated Products 功能描述: |
| DS1849B-008 | 制造商:Maxim Integrated Products 功能描述:DUAL TEMPERATURE-CONTROLLED NV DAC - Rail/Tube |
| DS1849B-008+ | 制造商:Maxim Integrated Products 功能描述:- Rail/Tube |
| DS1851 | 制造商:DALLAS 制造商全稱:Dallas Semiconductor 功能描述:Dual Temperature-Controlled NV Digital-to-Analog Converters |
發(fā)布緊急采購，3分鐘左右您將得到回復。