logic 1, this bit enables the " />
參數(shù)資料
型號(hào): DS17487N-3
廠商: Maxim Integrated Products
文件頁數(shù): 19/31頁
文件大?。?/td> 0K
描述: IC RTC 3V 4K NV RAM 24-EDIP
標(biāo)準(zhǔn)包裝: 15
類型: 時(shí)鐘/日歷
特點(diǎn): 警報(bào)器,夏令時(shí),閏年,NVSRAM,方波輸出
存儲(chǔ)容量: 4KB
時(shí)間格式: HH:MM:SS(12/24 小時(shí))
數(shù)據(jù)格式: YY-MM-DD-dd
接口: 并聯(lián)
電源電壓: 2.7 V ~ 3.7 V
電壓 - 電源,電池: 2.5 V ~ 3.7 V
工作溫度: -40°C ~ 85°C
安裝類型: 通孔
封裝/外殼: 24-DIP 模塊(0.600",15.24mm)
供應(yīng)商設(shè)備封裝: 24-EDIP
包裝: 管件
DS17285/DS17287/DS17485/DS17487/DS17885/DS17887
Bit 7: Auxiliary Battery Enable (ABE). When written to
logic 1, this bit enables the VBAUX pin for extended
functions.
Bit 6: Enable 32.768kHz Output (E32k). When written
to logic 1, this bit enables the 32.768kHz oscillator fre-
quency to be output on the SQW pin. E32k is set to 1
when VCC is powered up.
Bit 5: Crystal Select (CS). When CS is set to 0, the
oscillator is configured for operation with a crystal that
has a 6pF specified load capacitance. When CS = 1,
the oscillator is configured for a 12.5pF crystal. CS is
disabled in the DS17x87 module and should be set to
CS = 0.
Bit 4: RAM Clear Enable (RCE). When set to 1, this bit
enables a low level on RCLR to clear all 114 bytes of
user RAM. When RCE = 0, RCLR and the RAM clear
function are disabled.
Bit 3: PAB Reset Select (PRS). When set to 0, the
PWR pin is set high impedance when the DS17x85
goes into power fail. When set to 1, the PWR pin
remains active upon entering power fail.
Bit 2: RAM Clear Interrupt Enable (RIE). When RIE is
set to 1, the IRQ pin is driven low when a RAM clear
function is completed.
Bit 1: Wake-Up Alarm Interrupt Enable (WIE). When
VCC voltage is absent and WIE is set to 1, the PWR pin
is driven active low when a wake-up condition occurs,
causing the WF bit to be set to 1. When VCC is then
applied, the IRQ pin is also driven low. If WIE is set
while system power is applied, both IRQ and PWR are
driven low in response to WF being set to 1. When WIE
is cleared to 0, the WF bit has no effect on the PWR or
IRQ pins.
Bit 0: Kickstart Interrupt Enable (KSE). When VCC
voltage is absent and KSE is set to 1, the PWR pin is
driven active low when a kickstart condition occurs (KS
pulsed low), causing the KF bit to be set to 1. When
VCC is then applied, the IRQ pin is also driven low. If
KSE is set to 1 while system power is applied, both IRQ
and PWR are driven low in response to KF being set to
1. When KSE is cleared to 0, the KF bit has no effect on
the PWR or IRQ pins.
Real-Time Clocks
26
____________________________________________________________________
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
ABE
E32k
CS
RCE
PRS
RIE
WIE
KSE
Extended Control Register (4Bh)
MSB
LSB
相關(guān)PDF資料
PDF描述
MS27472E18B35SA CONN RCPT 66POS WALL MNT W/SCKT
MS27468T21B11PB CONN RCPT 11POS JAM NUT W/PINS
DS17885SN-5 IC RTC 5V 8K NV RAM IND 24-SOIC
MS3106A32-12S CONN PLUG 15POS STRAIGHT W/SCKT
MS3106F32-1P CONN PLUG 5POS STRAIGHT W/PINS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS17487N-5 制造商:DALLAS 制造商全稱:Dallas Semiconductor 功能描述:3V/5V Real-Time Clock
DS17488 制造商:DALLAS 制造商全稱:Dallas Semiconductor 功能描述:3V/5V Real-Time Clock
DS1750Y-150 制造商:未知廠家 制造商全稱:未知廠家 功能描述:NVRAM (Battery Based)
DS1750Y-150-IND 制造商:未知廠家 制造商全稱:未知廠家 功能描述:NVRAM (Battery Based)
DS1750Y-200 制造商:未知廠家 制造商全稱:未知廠家 功能描述:NVRAM (Battery Based)