- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9327 > DS17487N-3 (Maxim Integrated Products)IC RTC 3V 4K NV RAM 24-EDIP PDF資料下載
參數(shù)資料
| 型號(hào)： | DS17487N-3 |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 16/31頁 |
| 文件大小： | 0K |
| 描述： | IC RTC 3V 4K NV RAM 24-EDIP |
| 標(biāo)準(zhǔn)包裝： | 15 |
| 類型： | 時(shí)鐘/日歷 |
| 特點(diǎn)： | 警報(bào)器，夏令時(shí)，閏年，NVSRAM，方波輸出 |
| 存儲(chǔ)容量： | 4KB |
| 時(shí)間格式： | HH:MM:SS（12/24 小時(shí)） |
| 數(shù)據(jù)格式： | YY-MM-DD-dd |
| 接口： | 并聯(lián) |
| 電源電壓： | 2.7 V ~ 3.7 V |
| 電壓 - 電源，電池： | 2.5 V ~ 3.7 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 通孔 |
| 封裝/外殼： | 24-DIP 模塊（0.600"，15.24mm） |
| 供應(yīng)商設(shè)備封裝： | 24-EDIP |
| 包裝： | 管件 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁
The timing associated with both the wake-up and kick-
starting sequences is illustrated in the
Wake-
Up/Kickstart Timing Diagram (Figure 6). The timing
associated with these functions is divided into five inter-
vals, labeled 1 to 5 on the diagram.
The occurrence of either a kickstart or wake-up condition
causes the PWR pin to be driven low, as described
above. During interval 1, if the supply voltage on the
DS17x85/DS17x87 VCC pin rises above the greater of
VBAT or VPF before the power-on timeout period (tPOTO)
expires, then PWR remains at the active-low level. If VCC
does not rise above the greater of VBAT or VPF in this
time, then the PWR output pin is turned off and returns to
its high-impedance level. In this event, the IRQ pin also
remains tri-stated. The interrupt flag bit (either WF or KF)
associated with the attempted power-on sequence
remains set until cleared by software during a subse-
quent system power-on.
If VCC is applied within the timeout period, then the sys-
tem power-on sequence continue as shown in intervals
2 to 5 in the timing diagram. During interval 2, PWR
remains active and IRQ is driven to its active-low level,
indicating that either WF or KF was set in initiating the
power-on. In the diagram KS is assumed to be pulled
up to the VBAUX supply. Also at this time, the PAB bit is
automatically cleared to 0 in response to a successful
power-on. The PWR line remains active as long as the
PAB remains cleared to 0.
DS17285/DS17287/DS17485/DS17487/DS17885/DS17887
Real-Time Clocks
____________________________________________________________________
23
Figure 6. Wake-Up/Kickstart Timing Diagram
Note: Wake-up/kickstart timeout is generated only when the oscillator is enabled and the countdown chain is not reset.
VBAT
VIH
tKSPW
tPOTP
VIH
1
2
3
45
VIL
HIGH-IMPEDANCE
VIL
VPF
0V
*CONDITION
VPF < VBAT
*THIS CONDITION CAN OCCUR WITH THE 3V DEVICE.
NOTE: THE TIME INTERVALS SHOWN ABOVE ARE REFERENCED IN THE WAKE-UP/KICKSTART SECTION.
*CONDITION
VBAT > VPF
WF/KF
(INTERNAL)
KS
PWR
IRQ
Table 6. Wake-Up/Kickstart Timing
(TA =+25°C)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
Kickstart-Input Pulse Width
tKSPW
2s
Wake-Up/Kickstart Power-On
Timeout
tPOTO
2s
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MS27472E18B35SA | CONN RCPT 66POS WALL MNT W/SCKT |
| MS27468T21B11PB | CONN RCPT 11POS JAM NUT W/PINS |
| DS17885SN-5 | IC RTC 5V 8K NV RAM IND 24-SOIC |
| MS3106A32-12S | CONN PLUG 15POS STRAIGHT W/SCKT |
| MS3106F32-1P | CONN PLUG 5POS STRAIGHT W/PINS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS17487N-5 | 制造商:DALLAS 制造商全稱:Dallas Semiconductor 功能描述:3V/5V Real-Time Clock |
| DS17488 | 制造商:DALLAS 制造商全稱:Dallas Semiconductor 功能描述:3V/5V Real-Time Clock |
| DS1750Y-150 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:NVRAM (Battery Based) |
| DS1750Y-150-IND | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:NVRAM (Battery Based) |
| DS1750Y-200 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:NVRAM (Battery Based) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。