- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄9367 > DS1682S+T&R (Maxim Integrated Products)IC TIMEKEEPER ALARM ELAPSE 8SOIC PDF資料下載
參數(shù)資料
| 型號(hào)： | DS1682S+T&R |
| 廠商： | Maxim Integrated Products |
| 文件頁(yè)數(shù)： | 3/14頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC TIMEKEEPER ALARM ELAPSE 8SOIC |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 類(lèi)型： | 耗用時(shí)間計(jì)數(shù)器 |
| 特點(diǎn)： | 警報(bào)器，EEPROM |
| 存儲(chǔ)容量： | 10B |
| 時(shí)間格式： | 二進(jìn)制 |
| 數(shù)據(jù)格式： | 二進(jìn)制 |
| 接口： | I²C，2 線串口 |
| 電源電壓： | 2.5 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 8-SOIC（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 8-SOIC |
| 包裝： | 帶卷 (TR) |
第1頁(yè)第2頁(yè)當(dāng)前第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)
User Memory
There are 10 bytes of user-programmable, EEPROM
memory. Once the write-memory disable flag is set to
1, the memory becomes read-only. User memory is not
stored in EEPROM until an event becomes inactive.
2-Wire Serial Data Bus
The DS1682 supports a bidirectional, 2-wire bus and
data-transmission protocol. A device that sends data onto
the bus is defined as a transmitter and a device receiving
data, a receiver. The device that controls the message is
called a master, and the devices controlled by the master
are slaves. A master device that generates the serial clock
(SCL), controls the bus access, and generates the START
and STOP conditions must control the bus. The DS1682
operates as a slave on the 2-wire bus. Connections to
the bus are made through the open-drain I/O lines SDA
and SCL.
The following bus protocol has been defined (Figure 6):
● Data transfer can be initiated only when the bus is
not busy.
● During data transfer, the data line must remain stable
whenever the clock line is high. Changes in the data
line while the clock line is high are interpreted as
control signals.
Accordingly, the following bus conditions have been
defined:
Bus Not Busy: Both data and clock lines remain high.
Start Data Transfer: A change in the state of the data
line, from high to low, while the clock is high,
defines a START condition.
Stop Data Transfer: A change in the state of the data
line, from low to high, while the clock line is high, defines
the STOP condition.
Data Valid: The state of the data line represents valid
data when, after a START condition, the data line is stable
for the duration of the high period of the clock signal. The
data on the line must be changed during the low period of
the clock signal. There is one clock pulse per bit of data.
Each data transfer is initiated with a START condition
and terminated with a STOP condition. The number of
data bytes transferred between START and STOP condi-
tions are not limited, and are determined by the master
device. The information is transferred byte-wise and each
receiver acknowledges with a ninth bit. Within the bus
specifications a standard mode (100kHz clock rate) and a
fast mode (400kHz clock rate) are defined.
Acknowledge: Each receiving device, when addressed,
is obliged to generate an acknowledge after it receives
each byte. The master device must generate an extra
clock pulse, which is associated with this acknowledge bit.
A device that acknowledges must pull down the SDA line
during the acknowledge clock pulse in such a way that
the SDA line is stable low during the high period of the
acknowledge-related clock pulse. Of course, setup and
hold times must be considered. A master must signal an
end-of-data to the slave by not generating an acknowl-
edge bit on the last byte that has been clocked out of the
slave. In this case, the slave must leave the data line high
to enable the master to generate the STOP condition.
Figure 6. Timing Diagram: Data Transfer on 2-Wire Serial Bus
1
SCL
MSB
SDA
START
CONDITION
1
2
SLAVE ADDRESS
2
6
7
8
3-8
9
ACK
R/W
DIRECTION
BIT
ACKNOWLEDGEMENT
SIGNAL FROM RECEIVER
ACKNOWLEDGEMENT
SIGNAL FROM RECEIVER
REPEATED IF MORE BYTES
ARE TRANSFERRED
STOP CONDITION
OR
REPEATED
START CONDITION
ACK
9
DS1682
Total-Elapsed-Time Recorder
with Alarm
www.maximintegrated.com
Maxim Integrated │ 11
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| X9258US24Z | IC DGTL POT QUAD 100K 24SOIC |
| DS1344E-33+T&R | IC RTC SPI 3.3V 20TSSOP |
| X9400WV24-2.7 | IC DCP QUAD 10K 64TP 24TSSOP |
| DS1343E-33+T&R | IC RTC SPI 3.3V 20TSSOP |
| X9260TS24Z | IC XDCP DUAL 256TP 100K 24-SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS1682X | 制造商:DALLAS 制造商全稱:Dallas Semiconductor 功能描述:Total Elapsed Time Recorder with Alarm |
| DS1683 | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:Total-Elapsed-Time and Event Recorder with Alarm |
| DS1683_12 | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:Total-Elapsed-Time and Event Recorder with Alarm |
| DS1683S | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:Total-Elapsed-Time and Event Recorder with Alarm |
| DS1683S+ | 功能描述:實(shí)時(shí)時(shí)鐘 T-E-T Recorder RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時(shí)間格式:HH:MM:SS RTC 存儲(chǔ)容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。