I2C Digital Input RTC with Alarm 10 _____________________________________" />
參數(shù)資料
型號: DS1375T+T&R
廠商: Maxim Integrated Products
文件頁數(shù): 2/13頁
文件大小: 0K
描述: IC RTC SERIAL W/ALARM 6TDFN
產(chǎn)品培訓模塊: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標準包裝: 2,500
類型: 時鐘/日歷
特點: 警報器,閏年,方波輸出,涓流充電器
存儲容量: 16B
時間格式: HH:MM:SS(12/24 小時)
數(shù)據(jù)格式: YY-MM-DD-dd
接口: I²C,2 線串口
電源電壓: 1.7 V ~ 5.5 V
電壓 - 電源,電池: 1.3 V ~ 5.5 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 6-WDFN 裸露焊盤
供應商設備封裝: 6-TDFN 裸露焊盤(3x3)
包裝: 帶卷 (TR)
DS1375
I2C Digital Input RTC with Alarm
10
____________________________________________________________________
Status Register (0Fh)
Bit 1/Alarm 2 Flag (A2F). A logic 1 in the alarm 2 flag
bit indicates that the time matched the alarm 2 regis-
ters. If the A2IE bit is logic 1 and the INTCN bit is set to
logic 1, the SQW/INT pin is also asserted. A2F is
cleared when written to logic 0. This bit can only be
written to logic 0. Attempting to write to logic 1 leaves
the value unchanged.
Bit 0/Alarm 1 Flag (A1F). A logic 1 in the alarm 1 flag
bit indicates that the time matched the alarm 1 regis-
ters. If the A1IE bit is logic 1 and the INTCN bit is set to
logic 1, the SQW/INT pin is also asserted. A1F is
cleared when written to logic 0. This bit can only be
written to logic 0. Attempting to write to logic 1 leaves
the value unchanged.
I2C Serial Data Bus
The DS1375 supports a bidirectional I2C bus and data
transmission protocol. A device that sends data onto
the bus is defined as a transmitter and a device receiv-
ing data as a receiver. The device that controls the
message is called a master. The devices that are con-
trolled by the master are slaves. A master device that
generates the serial clock (SCL), controls the bus
access, and generates the START and STOP condi-
tions must control the bus. The DS1375 operates as a
slave on the I2C bus. Connections to the bus are made
through the open-drain I/O lines SDA and SCL. Within
the bus specifications a standard mode (100kHz max
clock rate) and a fast mode (400kHz max clock rate)
are defined. The DS1375 works in both modes.
The following bus protocol has been defined (Figure 3):
Data transfer can be initiated only when the bus is
not busy.
During data transfer, the data line must remain
stable whenever the clock line is high. Changes in
the data line while the clock line is high can be
interpreted as control signals.
Accordingly, the following bus conditions have been
defined:
Bus not busy: Both data and clock lines remain
high.
Start data transfer: A change in the data line’s
state from high to low, while the clock line is high,
defines a START condition.
Stop data transfer: A change in the data line’s
state from low to high, while the clock line is high,
defines a STOP condition.
Data valid: The data line’s state represents valid
data when, after a START condition, the data line is
stable for the duration of the high period of the
clock signal. The data on the line must be changed
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
00
A2F
A1F
SDA
SCL
IDLE
1–7
8
9
1–7
8
9
1–7
8
9
START
CONDITION
STOP CONDITION
REPEATED START
SLAVE
ADDRESS
R/W
ACK
DATA
ACK/
NACK
DATA
MSB FIRST
MSB
LSB
MSB
LSB
REPEATED IF MORE BYTES
ARE TRANSFERRED
Figure 3. I2C Data Transfer Overview
Status Register (0Fh)
相關PDF資料
PDF描述
VI-J2Z-MZ CONVERTER MOD DC/DC 2V 10W
ISL23418TFRUZ-T7A IC DGTL POT 1CH 100K 10UTQFN
MS27473E24B35PB CONN PLUG 128POS STRAIGHT W/PINS
VI-J2V-MZ CONVERTER MOD DC/DC 5.8V 25W
VI-J2N-MZ CONVERTER MOD DC/DC 18.5V 25W
相關代理商/技術參數(shù)
參數(shù)描述
DS1380N 制造商:未知廠家 制造商全稱:未知廠家 功能描述:NVRAM (Battery Based)
DS1380S 制造商:未知廠家 制造商全稱:未知廠家 功能描述:NVRAM (Battery Based)
DS1380SN 制造商:未知廠家 制造商全稱:未知廠家 功能描述:NVRAM (Battery Based)
DS1384 制造商:DALLAS 制造商全稱:Dallas Semiconductor 功能描述:Watchdog Timekeeping Controller
DS1384FP 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:Watchdog Timekeeping Controller