- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄1993 > DS1375T+ (Maxim Integrated Products)IC RTC SERIAL W/ALARM 6-TDFN PDF資料下載
參數(shù)資料
| 型號(hào)： | DS1375T+ |
| 廠商： | Maxim Integrated Products |
| 文件頁(yè)數(shù)： | 13/13頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC RTC SERIAL W/ALARM 6-TDFN |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標(biāo)準(zhǔn)包裝： | 100 |
| 類(lèi)型： | 時(shí)鐘/日歷 |
| 特點(diǎn)： | 警報(bào)器，閏年，方波輸出，涓流充電器 |
| 存儲(chǔ)容量： | 16B |
| 時(shí)間格式： | HH:MM:SS（12/24 小時(shí)） |
| 數(shù)據(jù)格式： | YY-MM-DD-dd |
| 接口： | I²C，2 線串口 |
| 電源電壓： | 1.7 V ~ 5.5 V |
| 電壓 - 電源，電池： | 1.3 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 6-WDFN 裸露焊盤(pán) |
| 供應(yīng)商設(shè)備封裝： | 6-TDFN 裸露焊盤(pán)（3x3） |
| 包裝： | 管件 |
| 產(chǎn)品目錄頁(yè)面： | 1434 (CN2011-ZH PDF) |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)當(dāng)前第13頁(yè)
DS1375
I2C Digital Input RTC with Alarm
_____________________________________________________________________
9
Control Register (0Eh)
Bit 7/Enable Clock (ECLK). When ECLK is set to logic
1, the CLK input pin is enabled to clock the internal
divider chain and advance the timekeeping registers.
When ECLK is set to logic 0, the divider chain is held in
reset, and the time is not allowed to advance. To syn-
chronize the DS1375 time to a reference, write the
ECLK bit to 0, write the time value, then write ECLK
back to 1. Doing so synchronizes the time value to with-
in one period of the CLK pin from the point in the inter-
face protocol where the ECLK bit is written. ECLK is set
to logic 1 when power is first applied.
Bits 6, 5/Clock Select Bits 1, 0 (CLKSEL1,
CLKSEL0). These bits determine how the CLK input
pin is divided down to get the 1Hz reference clock for
the timekeeping registers (Table 3). The CLKSEL0–1
bits are cleared to logic 0 when power is first applied.
Bits 4, 3/Rate Select (RS2 and RS1). These bits con-
trol the frequency of the square-wave output when the
square wave has been enabled and the CLKSEL0 and
CLKSEL1 bits are set to 0. Table 3 shows the square-
wave frequencies that can be selected with the RS bits.
These bits are set to logic 1 (8.192kHz) when power is
first applied. If either CLKSEL0 or CLKSEL1 are logic 1,
the 1Hz signal is output.
Bit 2/Interrupt Control (INTCN). This bit controls the
SQW/INT signal. When the INTCN bit is set to logic 0, a
square wave is output on the SQW/INT pin. When the
INTCN bit is set to logic 1, a match between the time-
keeping registers and either of the alarm registers acti-
vates the SQW/INT (if the alarm is also enabled). The
corresponding alarm flag is always set, regardless of
the state of the INTCN bit. The INTCN bit is set to logic
0 when power is first applied.
Bit 1/Alarm 2 Interrupt Enable (A2IE). When set to
logic 1, this bit permits the alarm 2 flag (A2F) bit in the
status register to assert SQW/INT (when INTCN = 1).
When the A2IE bit is set to logic 0 or INTCN is set to
logic 0, the A2F bit does not initiate an interrupt signal.
The A2IE bit is disabled (logic 0) when power is first
applied.
Bit 0/Alarm 1 Interrupt Enable (A1IE). When set to
logic 1, this bit permits the alarm 1 flag (A1F) bit in the
status register to assert SQW/INT (when INTCN = 1).
When the A1IE bit is set to logic 0 or INTCN is set to
logic 0, the A1F bit does not initiate the SQW/INT sig-
nal. The A1IE bit is disabled (logic 0) when power is
first applied.
Table 3. CLK Input Frequency, Square-Wave Output Frequency
INTCN
CLKSEL1
CLKSEL0
INPUT FREQUENCY
RS2
RS1
SQUARE-WAVE OUTPUT
FREQUENCY
1
X
As selected
X
N/A (Interrupt)
0
32,768Hz
0
1Hz
0
32,768Hz
0
1
1.024kHz
0
32,768Hz
1
0
4.096kHz
0
32,768Hz
1
8.192kHz
0
1
8192Hz
X
1Hz
0
1
0
60Hz
X
1Hz
0
1
50Hz
X
1Hz
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
ECLK
CLKSEL1
CLKSEL0
RS2
RS1
INTCN
A2IE
A1IE
Control Register (0Eh)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS1384FP-12+ | IC CTRLR RTC WDOG 120NS 44-MQFP |
| DS1386P-8-120+ | IC TIMEKEEPER RAM 64K 34-PCM |
| DS1388Z-3+T&R | IC RTC I2C W/CHARGER 8-SOIC |
| DS1391U-3+ | IC RTC W/CHARGER 10-USOP |
| DS1394U-33+T&R | IC RTC SPI 3WIRE W/CHRGR 10-MSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS1375T/T&R | 制造商:Rochester Electronics LLC 功能描述: 制造商:Maxim Integrated Products 功能描述: |
| DS1375T/T&R | 功能描述:實(shí)時(shí)時(shí)鐘 RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時(shí)間格式:HH:MM:SS RTC 存儲(chǔ)容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
| DS1375T+ | 功能描述:實(shí)時(shí)時(shí)鐘 I2C Digital Input w/Alarm RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時(shí)間格式:HH:MM:SS RTC 存儲(chǔ)容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
| DS1375T+T&R | 制造商:Maxim Integrated Products 功能描述:REAL TIME CLOCK SERL 6TDFN EP - Tape and Reel 制造商:Maxim Integrated Products 功能描述:IC RTC SERIAL W/ALARM 6TDFN |
| DS1375T+T&R | 功能描述:實(shí)時(shí)時(shí)鐘 I2C Digital Input w/Alarm RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時(shí)間格式:HH:MM:SS RTC 存儲(chǔ)容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。