I2C, 32-Bit Binary Counter Watchdog RTC with Trickle Charger and Reset In" />
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉(h脿o)锛� DS1374C-18#
寤犲晢锛� Maxim Integrated Products
鏂囦欢闋佹暩(sh霉)锛� 6/18闋�
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� IC RTC I2C W/CHARGER 16-SOIC
鐢�(ch菐n)鍝佸煿瑷�(x霉n)妯″锛� Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 45
椤炲瀷锛� 浜岄€�(j矛n)鍒惰▓(j矛)鏁�(sh霉)鍣�
鐗归粸(di菐n)锛� 璀﹀牨(b脿o)鍣�锛屾柟娉㈣几鍑�锛屾稉娴佸厖闆诲櫒锛岀洠(ji膩n)瑕栬▓(j矛)鏅�(sh铆)鍣�
鏅�(sh铆)闁撴牸寮忥細 浜岄€�(j矛n)鍒�
鏁�(sh霉)鎿�(j霉)鏍煎紡锛� 浜岄€�(j矛n)鍒�
鎺ュ彛锛� I²C锛�2 绶氫覆鍙�
闆绘簮闆诲锛� 1.71 V ~ 1.89 V
闆诲 - 闆绘簮锛岄浕姹狅細 1.3 V ~ 3.7 V
宸ヤ綔婧害锛� -40°C ~ 85°C
瀹夎椤炲瀷锛� 琛ㄩ潰璨艰
灏佽/澶栨锛� 16-SOIC锛�0.295"锛�7.50mm 瀵級
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 16-SOIC W
鍖呰锛� 绠′欢
DS1374
I2C, 32-Bit Binary Counter Watchdog RTC with
Trickle Charger and Reset Input/Output
14
____________________________________________________________________
I2C Serial Data Bus
The DS1374 supports the I2C bus protocol. A device
that sends data onto the bus is defined as a transmitter
and a device receiving data is a receiver. The device
that controls the message is called a master. The
devices that are controlled by the master are slaves. A
master device that generates the serial clock (SCL),
controls the bus access, and generates the START and
STOP conditions must control the bus. The DS1374
operates as a slave on the I2C bus. Connections to the
bus are made through the open-drain I/O lines SDA
and SCL. A standard mode (100kHz max clock rate)
and a fast mode (400kHz max clock rate) are defined
within the bus specifications. The DS1374 works in both
modes.
The following bus protocol has been defined (Figure 8):
Data transfer can be initiated only when the bus is
not busy.
During data transfer, the data line must remain sta-
ble whenever the clock line is high. Changes in the
data line while the clock line is high can be interpret-
ed as control signals.
STOP
CONDITION
OR REPEATED
START
CONDITION
REPEATED IF MORE BYTES
ARE TRANSFERED
ACK
START
CONDITION
ACK
ACKNOWLEDGEMENT
SIGNAL FROM RECEIVER
ACKNOWLEDGEMENT
SIGNAL FROM RECEIVER
SLAVE ADDRESS
MSB
SCL
SDA
R/W
DIRECTION
BIT
12
6
7
8
9
1
2
8
9
3鈥�7
Figure 8. I2C Data Transfer Overview
BIT 7
TCS3
1 OF 16 SELECT
NOTE: ONLY 1010b
ENABLES CHARGER
1 OF 2
SELECT
VCC
VBACKUP
R1
250
TCS0-3 = TRICKLE CHARGER SELECT
DS0-1 = DIODE SELECT
TOUT0-1 = RESISTOR SELECT
R2
2k
R3
4k
1 OF 3
SELECT
BIT 6
TCS2
BIT 5
TCS1
BIT 4
TCS0
BIT 3
DS1
BIT 2
DS0
BIT 1
ROUT1
BIT 0
ROUT0
Figure 7. Programmable Trickle Charger
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
DS1846E-010+ IC NV TRI-POT MEM MON 20TSSOP
VI-B3B-MW-F3 CONVERTER MOD DC/DC 95V 100W
VE-B5D-IU-S CONVERTER MOD DC/DC 85V 200W
VI-B3B-MW-F2 CONVERTER MOD DC/DC 95V 100W
VE-B5B-IU-S CONVERTER MOD DC/DC 95V 200W
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
DS1374C-18# 鍔熻兘鎻忚堪:瀵�(sh铆)鏅�(sh铆)鏅�(sh铆)閻� I2C 32-Bit Binary Counter Watchdog RoHS:鍚� 鍒堕€犲晢:Microchip Technology 鍔熻兘:Clock, Calendar. Alarm RTC 绺界窔鎺ュ彛:I2C 鏃ユ湡鏍煎紡:DW:DM:M:Y 鏅�(sh铆)闁撴牸寮�:HH:MM:SS RTC 瀛樺劜(ch菙)瀹归噺:64 B 闆绘簮闆诲-鏈€澶�:5.5 V 闆绘簮闆诲-鏈€灏�:1.8 V 鏈€澶у伐浣滄韩搴�:+ 85 C 鏈€灏忓伐浣滄韩搴�: 瀹夎棰�(f膿ng)鏍�:Through Hole 灏佽 / 绠遍珨:PDIP-8 灏佽:Tube
DS1374C-3 鍔熻兘鎻忚堪:瀵�(sh铆)鏅�(sh铆)鏅�(sh铆)閻� I2C 32-Bit Binary Counter Watchdog RoHS:鍚� 鍒堕€犲晢:Microchip Technology 鍔熻兘:Clock, Calendar. Alarm RTC 绺界窔鎺ュ彛:I2C 鏃ユ湡鏍煎紡:DW:DM:M:Y 鏅�(sh铆)闁撴牸寮�:HH:MM:SS RTC 瀛樺劜(ch菙)瀹归噺:64 B 闆绘簮闆诲-鏈€澶�:5.5 V 闆绘簮闆诲-鏈€灏�:1.8 V 鏈€澶у伐浣滄韩搴�:+ 85 C 鏈€灏忓伐浣滄韩搴�: 瀹夎棰�(f膿ng)鏍�:Through Hole 灏佽 / 绠遍珨:PDIP-8 灏佽:Tube
DS1374C-3- 鍒堕€犲晢:MAXIM 鍒堕€犲晢鍏ㄧū:Maxim Integrated Products 鍔熻兘鎻忚堪:I2C, 32-Bit Binary Counter Watchdog RTC with Trickle Charger and Reset Input/Output
DS1374C-3# 鍔熻兘鎻忚堪:瀵�(sh铆)鏅�(sh铆)鏅�(sh铆)閻� I2C 32-Bit Binary Counter Watchdog RoHS:鍚� 鍒堕€犲晢:Microchip Technology 鍔熻兘:Clock, Calendar. Alarm RTC 绺界窔鎺ュ彛:I2C 鏃ユ湡鏍煎紡:DW:DM:M:Y 鏅�(sh铆)闁撴牸寮�:HH:MM:SS RTC 瀛樺劜(ch菙)瀹归噺:64 B 闆绘簮闆诲-鏈€澶�:5.5 V 闆绘簮闆诲-鏈€灏�:1.8 V 鏈€澶у伐浣滄韩搴�:+ 85 C 鏈€灏忓伐浣滄韩搴�: 瀹夎棰�(f膿ng)鏍�:Through Hole 灏佽 / 绠遍珨:PDIP-8 灏佽:Tube
DS1374C-3#T&R 鍒堕€犲晢:Maxim Integrated Products 鍔熻兘鎻忚堪:2-WIRE ETC W/CRYSTAL 3V ROHS T/R - Tape and Reel 鍒堕€犲晢:Maxim Integrated Products 鍔熻兘鎻忚堪:IC RTC I2C 32BIT 3.0V 16-SOIC 鍒堕€犲晢:Maxim Integrated Products 鍔熻兘鎻忚堪:Real Time Clock I2C 32-Bit Binary Counter Watchdog