- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9449 > DS1077Z-66+ (Maxim Integrated Products)IC ECONOSCILLATOR 66.7MHZ 8SOIC PDF資料下載
參數(shù)資料
| 型號： | DS1077Z-66+ |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 20/21頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ECONOSCILLATOR 66.7MHZ 8SOIC |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標準包裝： | 100 |
| 系列： | EconOscillator™ |
| 類型： | 振蕩器，固定頻率（雙路） |
| 頻率： | 8.1kHz ~ 66.666MHz |
| 電源電壓： | 4.75 V ~ 5.25 V |
| 電流 - 電源： | 50mA |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 8-SOIC（0.154"，3.90mm 寬） |
| 包裝： | 管件 |
| 供應(yīng)商設(shè)備封裝： | 8-SOIC |
| 安裝類型： | 表面貼裝 |
DS1077
8 of 21
2-WIRE SERIAL DATA BUS
The DS1077 supports a bidirectional 2-wire bus and data transmission protocol. A device that sends data
onto the bus is defined as a transmitter, and a device receiving data as a receiver. The device that controls
the message is called a “master.” The devices that are controlled by the master are “slaves.” The bus must
be controlled by a master device that generates the serial clock (SCL), controls the bus access, and
generates the START and STOP conditions. The DS1077 operates as a slave on the 2-wire bus.
Connections to the bus are made via the open-drain I/O lines, SDA and SCL. A pull-up resistor (5k
W) is
connected to SDA.
The following bus protocol has been defined (See Figure 2):
§ Data transfer may be initiated only when the bus is not busy.
§ During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes
in the data line while the clock line is high will be interpreted as control signals.
Accordingly, the following bus conditions have been defined:
Bus not busy: Both data and clock lines remain HIGH.
Start data transfer: A change in the state of the data line from HIGH to LOW while the clock is HIGH
defines a START condition.
Stop data transfer: A change in the state of the data line from LOW to HIGH while the clock line is
HIGH defines the STOP condition.
Data valid: The state of the data line represents valid data when, after a START condition, the data line is
stable for the duration of the HIGH period of the clock signal. The data on the line must be changed
during the LOW period of the clock signal. There is one clock pulse per bit of data.
Each data transfer is initiated with a START condition and terminated with a STOP condition. The
number of data bytes transferred between START and STOP conditions is not limited, and is determined
by the master device. The information is transferred byte-wise and each receiver acknowledges with a
ninth bit.
Within the bus specifications a regular mode (100kHz clock rate) and a fast mode (400kHz clock rate) are
defined. The DS1077 works in both modes.
Acknowledge: Each receiving device, when addressed, is obliged to generate an acknowledge after the
byte has been received. The master device must generate an extra clock pulse, which is associated with
this acknowledge bit.
A device that acknowledges must pull down the SDA line during the acknowledge clock pulse in such a
way that the SDA line is stable LOW during the HIGH period of the acknowledge-related clock pulse. Of
course, setup and hold times must be taken into account. When the DS1077 EEPROM is being written to,
it will not be able to perform additional responses. In this case, the slave DS1077 will send a not-
acknowledge to any data transfer request made by the master. It will resume normal operation when the
EEPROM operation is complete.
A master must signal an end-of-data to the slave by not generating an acknowledge bit on the last byte
that has been clocked out of the slave. In this case, the slave must leave the data line HIGH to enable the
master to generate the STOP condition.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-B44-IU-F4 | CONVERTER MOD DC/DC 48V 200W |
| DS1077Z-133+ | IC ECONOSCILLATOR 133.3MHZ 8SOIC |
| VE-B43-IU-F3 | CONVERTER MOD DC/DC 24V 200W |
| DS1077Z-120+ | IC ECONOSCILLATOR 120MHZ 8SOIC |
| IDTQS3257QG | IC MUX/DEMUX QUAD 2:1 16QSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS1077Z-66+ | 功能描述:可編程振蕩器 EconOscillator/Dvdr 66MHz 118mil 2-Wire RoHS:否 制造商:IDT 封裝 / 箱體:5 mm x 7 mm x 1.5 mm 頻率:15.476 MHz to 866.67, 975 MHz to 1300 MHz 頻率穩(wěn)定性:+/- 50 PPM 電源電壓:3.63 V 負載電容:10 pF 端接類型:SMD/SMT 輸出格式:LVPECL 最小工作溫度:- 40 C 最大工作溫度:+ 85 C 尺寸:7 mm W x 5 mm L x 1.5 mm H 封裝: |
| DS10-80B | 制造商:TRANSMISSION DEVELOPMENTS 功能描述:MOULDED SPUR GEAR 1.0, 80 |
| DS1080CL | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:Spread-Spectrum Crystal Multiplier |
| DS1080CLU+ | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 Spread-Spectrum Crystal Multiplier RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| DS1080CLU+T | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 Spread-Spectrum Crystal Multiplier RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。