- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄97856 > DS1010G-250 (MAXIM INTEGRATED PRODUCTS INC) SILICON DELAY LINE, TRUE OUTPUT, PDIP14 PDF資料下載
參數(shù)資料
| 型號(hào)： | DS1010G-250 |
| 廠商： | MAXIM INTEGRATED PRODUCTS INC |
| 元件分類： | Delay Line |
| 英文描述： | SILICON DELAY LINE, TRUE OUTPUT, PDIP14 |
| 封裝： | 0.300 INCH, DIP-14 |
| 文件頁數(shù)： | 10/14頁 |
| 文件大?。?/td> | 1392K |
| 代理商： | DS1010G-250 |
DS1010
5 of 6
TEST CIRCUIT Figure 3
TERMINOLOGY
Period: The time elapsed between the leading edge of the first pulse and the leading edge of the
following pulse.
tWI (Pulse Width): The elapsed time on the pulse between the 1.5V point on the leading edge and the
1.5V point on the trailing edge, or the 1.5V point on the trailing edge and the 1.5V point on the leading
edge.
tRISE (Input Rise Time): The elapsed time between the 20% and the 80% point on the leading edge of the
input pulse.
tFALL (Input Fall Time): The elapsed time between the 80% and the 20% point on the trailing edge of the
input pulse.
tPLH (Time Delay Rising): The elapsed time between the 1.5V point on the leading edge of the input
pulse and the 1.5V point on the leading edge of any tap output pulse.
tPHL (Time Delay, Falling): The elapsed time between the 1.5V point on the trailing edge of the input
pulse and the 1.5V point on the trailing edge of any tap output pulse.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS1010G-75 | SILICON DELAY LINE, TRUE OUTPUT, PDIP14 |
| DS1013G-100 | SILICON DELAY LINE, TRUE OUTPUT, PDIP14 |
| DS1013G-25 | SILICON DELAY LINE, TRUE OUTPUT, PDIP14 |
| DS1013G-50 | SILICON DELAY LINE, TRUE OUTPUT, PDIP14 |
| DS1013H-25 | SILICON DELAY LINE, TRUE OUTPUT, PDIP8 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS1010G300 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Logic IC |
| DS1010G350 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Logic IC |
| DS1010G400 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Logic IC |
| DS1010G450 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Logic IC |
| DS1010G50 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Logic IC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。